







SN54HC259, SN74HC259 SCLS134F - DECEMBER 1982 - REVISED MARCH 2022

# SNx4HC259 8-Bit Addressable Latches

#### 1 Features

- Wide operating voltage range of 2 V to 6 V
- High-current inverting outputs drive up to 10 LSTTL loads
- Low power consumption, 80-µA max I<sub>CC</sub>
- Typical  $t_{pd}$  = 14 ns
- ±4-mA output drive at 5 V
- Low input current of 1 µA max
- 8-bit parallel-out storage register performs serialto-parallel conversion with storage
- Asynchronous parallel clear
- Active-high decoder
- Enable input simplifies expansion
- Expandable for n-bit applications
- Four distinct functional modes


# 2 Description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
SN74HC259D	SOIC (16)	9.90 mm × 3.90 mm
SN74HC259N	PDIP (16)	19.31 mm × 6.35 mm
SN74HC259NS	SO (16)	6.20 mm × 5.30 mm
SN74HC259PW	TSSOP (16)	5.00 mm × 4.40 mm
SN54HC259J	CDIP (16)	24.38 mm × 6.92 mm
SNJ54HC259FK	LCCC (20)	8.89 mm × 8.45 mm

For all available packages, see the orderable addendum at the end of the document.



Pin numbers are for the D, J, N, NS, PW, and W packages.

# **Functional Block Diagram**



## **Table of Contents**

1 Features1	7.1 Overview
2 Description1	7.2 Functional Block Diagram
3 Revision History2	7.3 Device Functional Modes
4 Pin Configuration and Functions3	8 Power Supply Recommendations10
5 Specifications4	9 Layout10
5.1 Absolute Maximum Ratings4	9.1 Layout Guidelines10
5.2 Recommended Operating Conditions <sup>(1)</sup>	10 Device and Documentation Support11
5.3 Thermal Information4	10.1 Receiving Notification of Documentation Updates 11
5.4 Electrical Characteristics5	10.2 Support Resources11
5.5 Timing Requirements5	10.3 Trademarks11
5.6 Switching Characteristics6	10.4 Electrostatic Discharge Caution11
5.7 Operating Characteristics6	10.5 Glossary11
6 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable
7 Detailed Description8	Information11

# **3 Revision History**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision E (September 2003) to Revision F (March 2022)


Page



# **4 Pin Configuration and Functions**



J, D, N, NS, or PW Package 16-Pin CDIP, SOIC, PDIP, SO, TSSOP Top View



NC - No internal connection

FK Package 20-Pin LCCC Top View

# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

-			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_I < 0 \text{ or } V_I > V_{CC}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to $V_{CC}$		±25	mA
	Continuous current through V <sub>CC</sub> or	GND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 5.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 5.2 Recommended Operating Conditions<sup>(1)</sup>

			SN	54HC259		SN	74HC259		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
1		V <sub>CC</sub> = 2 V	1.5			1.5			
$V_{IH}$	V <sub>IH</sub> High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
		V <sub>CC</sub> = 2 V			0.5			0.5	
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35	,		1.35	V
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Vo	Output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
		V <sub>CC</sub> = 2 V			1000			1000	
t <sub>t</sub>	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500	,		500	ns
		V <sub>CC</sub> = 6 V			400			400	
T <sub>A</sub>	Operating free-air temperatu	re	-55		125	-40		85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## 5.3 Thermal Information

		D (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL METRIC		16 PINS	16 PINS	16 PINS	16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance <sup>(1)</sup>	73	67	64	108	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



#### **5.4 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST	V (\( \)	T	<sub>A</sub> = 25°C		SN54HC	259	SN74HC	259	UNIT
PARAMETER	CONDITIONS <sup>(1)</sup>	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
		2	1.9	1.998		1.9		1.9		
	I <sub>OH</sub> = -20 μA	4.5	4.4	4.499		4.4		4.4		
V <sub>OH</sub>		6	5.9	5.999		5.9		5.9		V
	I <sub>OH</sub> = -4 mA	4.5	3.98	4.3		3.7		3.84		
	$I_{OH} = -5.2 \text{ mA}$	6	5.48	5.8		5.2		5.34		
	I <sub>OL</sub> = 20 μA	2		0.002	0.1		0.1		0.1	
		4.5		0.001	0.1		0.1		0.1	
$V_{OL}$		6		0.001	0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	4.5		0.17	0.26		0.4		0.33	
	I <sub>OL</sub> = 5.2 mA	6		0.15	0.26		0.4		0.33	
I <sub>I</sub>	$V_I = V_{CC}$ or 0	6		±0.1	±100		±1000		±1000	nA
I <sub>CC</sub>	$V_1 = V_{CC} \text{ or } 0, I_O$ = 0	6			8		160		80	μΑ
C <sub>i</sub>		2 to 6		3	10		10		10	pF

<sup>(1)</sup>  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

# 5.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			V (A)	T <sub>A</sub> = 25	°C	SN54HC	259	SN74HC	259	UNIT	
			V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
			2	80		120		100			
t <sub>w</sub> Pulse duration	CLR low	4.5	16		24		20				
		6	14		20		17		ns		
		2	80		120		100		115		
		G low	4.5	16		24		20			
			6	14		20		17			
			2	75		115		95			
t <sub>su</sub>	Setup time, data o	r address before <del>G</del> ↑	4.5	15		23		19		ns	
			6	13		20		16			
				5		5		5			
t <sub>h</sub>	$t_h$ Hold time, data or address after $G\overline{G}{\uparrow}$		4.5	5		5		5		ns	
			6	5		5		5			



# **5.6 Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Parameter Measurement Information)

PARAMETER	FROM	то	V (V)	TA	= 25°C		SN54HC25	59	SN74HC	259	UNIT				
PARAIVIETER	(INPUT)	(OUTPUT)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT				
			2		60	150		225		190					
t <sub>PHL</sub>	CLR	Any Q	4.5		18	30		45		38	ns				
			6		14	26		38		32					
			2		56	130		195		165					
Data	Data Any Q	Any Q	4.5		17	26		39		33					
			6		13	22		33		28					
		2		74	200		300		250						
t <sub>pd</sub>	Address	Address	Address	Address	Address	Any Q	4.5		21	40		60		50	ns
			6		17	34		51		43					
			2		66	170		255		215					
	$\overline{G}$	Any Q	4.5		20	34		51		43					
			6		16	29		43		37					
			2		28	75		110		95					
t <sub>t</sub>		Any	4.5		8	15		22		19	ns				
			6		6	13		19		16					

# **5.7 Operating Characteristics**

T<sub>A</sub> = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance per latch	No load	33	pF

#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.


For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

Figure 6-1. Load Circuit for Push-Pull Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ . Figure 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs

(1) The greater between  $t_{r}$  and  $t_{f}$  is the same as  $t_{t\cdot}$ 

Figure 6-3. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs




# 7 Detailed Description

#### 7.1 Overview

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear  $(\overline{CLR})$  and enable  $(\overline{G})$  inputs. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch follows the data input, with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches,  $\overline{G}$  should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

## 7.2 Functional Block Diagram



Pin numbers shown are for the D, J, N, NS, PW, and W packages.




Figure 7-1. Logic Diagram, Each Internal Latch (positive logic)

## 7.3 Device Functional Modes

**Table 7-1. Function Table** 

INP	UTS	OUTPUT OF	EACH OTHER		
CLR	G	ADDRESSED LATCH	OUTPUT	FUNCTION	
Н	L	D	Q <sub>iO</sub>	Addressable latch	
Н	Н	Q <sub>iO</sub>	Q <sub>iO</sub>	Memory	
L	L	D	L	8-line demultiplexer	
L	Н	L	L	Clear	

**Table 7-2. Latch Selection Table** 

	SELECT INPUTS		LATCH
S2	S1	S0	ADDRESSED
L	L	L	0
L	L	Н	1
L	Н	2	
L	Н	Н	3
Н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	Н	7



# 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

2-Dec-2024

www.ti.com

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
85519012A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85519012A SNJ54HC 259FK	Samples
8551901EA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551901EA SNJ54HC259J	Samples
JM38510/65402BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65402BEA	Samples
M38510/65402BEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 65402BEA	Samples
SN54HC259J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC259J	Samples
SN74HC259D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	HC259	
SN74HC259DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC259	Samples
SN74HC259DRE4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC259	Samples
SN74HC259DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC259	Samples
SN74HC259DT	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	HC259	
SN74HC259N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC259N	Samples
SN74HC259NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC259N	Samples
SN74HC259NSR	ACTIVE	SOP	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC259	Samples
SN74HC259PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC259	Samples
SN74HC259PWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	HC259	
SN74HCS259DYYR	ACTIVE	SOT-23-THIN	DYY	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS259	Samples
SNJ54HC259FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	85519012A SNJ54HC 259FK	Samples
SNJ54HC259J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8551901EA SNJ54HC259J	Samples

# PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC259, SN74HC259:

Catalog: SN74HC259

Military: SN54HC259

NOTE: Qualified Version Definitions:



# **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Dec-2024

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



www.ti.com 7-Dec-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC259DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC259DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC259DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC259DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC259NSR	SOP	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC259PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC259PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCS259DYYR	SOT-23- THIN	DYY	16	3000	330.0	12.4	4.8	3.6	1.6	8.0	12.0	Q3



www.ti.com 7-Dec-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC259DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC259DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC259DRG4	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC259DRG4	SOIC	D	16	2500	367.0	367.0	38.0
SN74HC259NSR	SOP	NS	16	2000	356.0	356.0	35.0
SN74HC259PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC259PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HCS259DYYR	SOT-23-THIN	DYY	16	3000	336.6	336.6	31.8

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 7-Dec-2024


## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
85519012A	FK	LCCC	20	55	506.98	12.06	2030	NA
SN74HC259N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC259N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC259NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC259NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC259FK	FK	LCCC	20	55	506.98	12.06	2030	NA


PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated