

CC2541

2.4-GHz *Bluetooth*[™] low energy and Proprietary System-on-Chip

Check for Samples: CC2541

FEATURES

- RF
 - 2.4-GHz *Bluetooth* low energy Compliant and Proprietary RF System-on-Chip
 - Supports 250-kbps, 500-kbps, 1-Mbps, 2-Mbps Data Rates
 - Excellent Link Budget, Enabling Long-Range Applications Without External Front End
 - Programmable Output Power up to 0 dBm
 - Excellent Receiver Sensitivity (–94 dBm at 1 Mbps), Selectivity, and Blocking Performance
 - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations: ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)
- Layout
 - Few External Components
 - Reference Design Provided
 - 6-mm × 6-mm QFN-40 Package
 - Pin-Compatible With CC2540 (When Not Using USB or I²C)
- Low Power
 - Active-Mode RX Down to: 17.9 mA
 - Active-Mode TX (0 dBm): 18.2 mA
 - Power Mode 1 (4-μs Wake-Up): 270 μA
 - Power Mode 2 (Sleep Timer On): 1 μA
 - Power Mode 3 (External Interrupts): 0.5 µA
 Wide Supply-Voltage Range (2 V–3.6 V)
- TPS62730 Compatible Low Power in Active Mode
 - RX Down to: 14.7 mA (3-V supply)
 - TX (0 dBm): 14.3 mA (3-V supply)

- High-Performance and Low-Power 8051
 Microcontroller Core With Code Prefetch
- In-System-Programmable Flash, 128- or 256-KB
- 8-KB RAM With Retention in All Power Modes
- Hardware Debug Support
- Extensive Baseband Automation, Including Auto-Acknowledgment and Address Decoding
- Retention of All Relevant Registers in All Power Modes
- Peripherals
 - Powerful Five-Channel DMA
 - General-Purpose Timers (One 16-Bit, Two 8-Bit)
 - IR Generation Circuitry
 - 32-kHz Sleep Timer With Capture
 - Accurate Digital RSSI Support
 - Battery Monitor and Temperature Sensor
 - 12-Bit ADC With Eight Channels and Configurable Resolution
 - AES Security Coprocessor
 - Two Powerful USARTs With Support for Several Serial Protocols
 - 23 General-Purpose I/O Pins (21 × 4 mA, 2 × 20 mA)
 - I²C interface
 - 2 I/O Pins Have LED Driving Capabilities
 - Watchdog Timer
 - Integrated High-Performance Comparator
- Development Tools
 - CC2541 Evaluation Module Kit (CC2541EMK)
 - CC2541 Mini Development Kit (CC2541DK-MINI)
 - SmartRF[™] Software
 - IAR Embedded Workbench[™] Available

Microcontroller

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Bluetooth is a trademark of Bluetooth SIG, Inc..

ZigBee is a registered trademark of ZigBee Alliance.



SOFTWARE FEATURES

- Bluetooth v4.0 Compliant Protocol Stack for Single-Mode BLE Solution
 - Complete Power-Optimized Stack, Including Controller and Host
 - GAP Central, Peripheral, Observer, or Broadcaster (Including Combination Roles)
 - ATT / GATT Client and Server
 - SMP AES-128 Encryption and Decryption
 - L2CAP
 - Sample Applications and Profiles
 - Generic Applications for GAP Central and Peripheral Roles
 - Proximity, Accelerometer, Simple Keys, and Battery GATT Services
 - More Applications Supported in BLE Software Stack
 - Multiple Configuration Options
 - Single-Chip Configuration, Allowing Applications to Run on CC2541
 - Network Processor Interface for Applications Running on an External Microcontroller
 - BTool Windows PC Application for Evaluation, Development, and Test

APPLICATIONS

- 2.4-GHz Bluetooth low energy Systems
- Proprietary 2.4-GHz Systems
- Human-Interface Devices (Keyboard, Mouse, Remote Control)
- Sports and Leisure Equipment
- Mobile Phone Accessories
- Consumer Electronics

CC2541 WITH TPS62730

- TPS62730 is a 2-MHz Step-Down Converter With Bypass Mode
- Extends Battery Lifetime by up to 20%
- Reduced Current in All Active Modes
- 30-nA Bypass Mode Current to Support Low-Power Modes
- RF Performance Unchanged
- Small Package Allows for Small Solution Size
- CC2541 Controllable

DESCRIPTION

The CC2541 is a power-optimized true system-onchip (SoC) solution for both *Bluetooth* low energy and proprietary 2.4-GHz applications. It enables robust network nodes to be built with low total bill-of-material The CC2541 combines the excellent costs. performance of a leading RF transceiver with an industry-standard enhanced 8051 MCU, in-system programmable flash memory, 8-KB RAM, and many other powerful supporting features and peripherals. The CC2541 is highly suited for systems where ultralow power consumption is required. This is specified by various operating modes. Short transition times between operating modes further enable low power consumption.

The CC2541 is pin-compatible with the CC2540 in the 6-mm \times 6-mm QFN40 package, if the USB is not used on the CC2540 and the l²C/extra I/O is not used on the CC2541. Compared to the CC2540, the CC2541 provides lower RF current consumption. The CC2541 does not have the USB interface of the CC2540, and provides lower maximum output power in TX mode. The CC2541 also adds a HW l²C interface.

The CC2541 is pin-compatible with the CC2533 RF4CE-optimized IEEE 802.15.4 SoC.

The CC2541 comes in two different versions: CC2541F128/F256, with 128 KB and 256 KB of flash memory, respectively.

For the CC2541 block diagram, see Figure 1.



www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Block Diagram



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	All supply pins must have the same voltage	-0.3	3.9	V
Voltage on any digital pin		-0.3	$VDD+0.3\leq3.9$	V
Input RF level			10	dBm
Storage temperature range		-40	125	°C
	All pins, excluding pins 25 and 26, according to human-body model, JEDEC STD 22, method A114		2	kV
ESD ⁽²⁾	All pins, according to human-body model, JEDEC STD 22, method A114		1	kV
	According to charged-device model, JEDEC STD 22, method C101		500	V

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) CAUTION: ESD sesnsitive device. Precautions should be used when handling the device in order to prevent permanent damage.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Operating ambient temperature range, T _A	-40	85	°C
Operating supply voltage	2	3.6	V

ELECTRICAL CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V,

1 Mbps, GFSK, 250-kHz deviation, Bluetooth low energy mode, and 0.1% BER

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RX mode, standard mode, no peripherals active, low MCU activity		17.9		
		RX mode, high-gain mode, no peripherals active, low MCU activity		20.2		
		TX mode, –20 dBm output power, no peripherals active, low MCU activity		16.8		mA
		TX mode, 0 dBm output power, no peripherals active, low MCU activity		18.2		
I _{core}	Core current consumption	Power mode 1. Digital regulator on; 16-MHz RCOSC and 32- MHz crystal oscillator off; 32.768-kHz XOSC, POR, BOD and sleep timer active; RAM and register retention		270		
		Power mode 2. Digital regulator off; 16-MHz RCOSC and 32- MHz crystal oscillator off; 32.768-kHz XOSC, POR, and sleep timer active; RAM and register retention		1		μA
		Power mode 3. Digital regulator off; no clocks; POR active; RAM and register retention		0.5		
		Low MCU activity: 32-MHz XOSC running. No radio or peripherals. Limited flash access, no RAM access.		6.7		mA
		Timer 1. Timer running, 32-MHz XOSC used		90		
		Timer 2. Timer running, 32-MHz XOSC used		90		
	Peripheral current consumption	Timer 3. Timer running, 32-MHz XOSC used		60		μA
peri	(Adds to core current I _{core} for each peripheral unit activated)	Timer 4. Timer running, 32-MHz XOSC used		70		
	· · ·	Sleep timer, including 32.753-kHz RCOSC		0.6		
		ADC, when converting		1.2		mA

KAS STRUMENTS

SWRS110D - JANUARY 2012 - REVISED JUNE 2013

www.ti.com

GENERAL CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
WAKE-UP AND TIMING				
Power mode 1 \rightarrow Active	Digital regulator on, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of 16-MHz RCOSC	4		μs
Power mode 2 or $3 \rightarrow \text{Active}$	Digital regulator off, 16-MHz RCOSC and 32-MHz crystal oscillator off. Start-up of regulator and 16-MHz RCOSC	120		μs
Active \rightarrow TX or RX	Crystal ESR = 16 Ω . Initially running on 16-MHz RCOSC, with 32-MHz XOSC OFF	500		μs
	With 32-MHz XOSC initially on	180		μs
RX/TX turnaround	Proprietary auto mode	130		
	BLE mode	150		μs
RADIO PART				
RF frequency range	Programmable in 1-MHz steps	2379	2496	MHz
Data rate and modulation format	2 Mbps, GFSK, 500-kHz deviation 2 Mbps, GFSK, 320-kHz deviation 1 Mbps, GFSK, 250-kHz deviation 1 Mbps, GFSK, 160-kHz deviation 500 kbps, MSK 250 kbps, GFSK, 160-kHz deviation 250 kbps, MSK			

RF RECEIVE SECTION

Measured on Texas Instruments CC2541 EM reference design with T_A = 25°C, VDD = 3 V, f_c = 2440 MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 500-kHz De	viation, 0.1% BER			·	
Receiver sensitivity			-90		dBm
Saturation	BER < 0.1%		-1		dBm
Co-channel rejection	Wanted signal at -67 dBm		-9		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		-2		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm		36		dB
	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm		41		
Frequency error tolerance ⁽¹⁾	Including both initial tolerance and drift. Sensitivity better than –67dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance ⁽²⁾	Maximum packet length. Sensitivity better than–67dBm, 250 byte payload. BER 0.1%	-120		120	ppm
2 Mbps, GFSK, 320-kHz De	viation, 0.1% BER			·	
Receiver sensitivity			-86		dBm
Saturation	BER < 0.1%		-7		dBm
Co-channel rejection	Wanted signal at -67 dBm		-12		dB
	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		-1		
In-band blocking rejection	±4 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	±6 MHz or greater offset, 0.1% BER, wanted signal –67 dBm		39		
Frequency error tolerance ⁽¹⁾	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-300		300	kHz
Symbol rate error tolerance ⁽²⁾	Maximum packet length. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-120		120	ppm

(1) Difference between center frequency of the received RF signal and local oscillator frequency
 (2) Difference between incoming symbol rate and the internally generated symbol rate

Texas Instruments

www.ti.com

RF RECEIVE SECTION (continued)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1 Mbps, GFSK, 250-kHz De	viation, <i>Bluetooth</i> low energy Mode, 0.1% BER				
Receiver sensitivity ⁽³⁾⁽⁴⁾	High-gain mode		-94		٩٥٣
Receiver sensitivity (9)(1)	Standard mode		-88		dBm
Saturation ⁽⁴⁾	BER < 0.1%		5		dBm
Co-channel rejection ⁽⁴⁾	Wanted signal –67 dBm		-6		dB
	±1 MHz offset, 0.1% BER, wanted signal –67 dBm	-2			
In bound blocking privation (4)	±2 MHz offset, 0.1% BER, wanted signal –67 dBm		26		
In-band blocking rejection ⁽⁴⁾	±3 MHz offset, 0.1% BER, wanted signal –67 dBm		34		dB
	>6 MHz offset, 0.1% BER, wanted signal –67 dBm		33		
	Minimum interferer level < 2 GHz (Wanted signal –67 dBm)		-21		
Out-of-band blocking rejection ⁽⁴⁾	Minimum interferer level [2 GHz, 3 GHz] (Wanted signal –67 dBm)		-25		dBm
rejection	Minimum interferer level > 3 GHz (Wanted signal –67 dBm)		-7		
Intermodulation ⁽⁴⁾	Minimum interferer level		-36		dBm
Frequency error tolerance ⁽⁵⁾	Including both initial tolerance and drift. Sensitivity better than -67dBm, 250 byte payload. BER 0.1%	-250		250	kHz
Symbol rate error tolerance ⁽⁶⁾	Maximum packet length. Sensitivity better than –67 dBm, 250 byte payload. BER 0.1%	-80		80	ppm
1 Mbps, GFSK, 160-kHz Dev	viation, 0.1% BER			·	
Receiver sensitivity ⁽⁷⁾			-91		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal 10 dB above sensitivity level		-9		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		2		
la haad blackies seisstice	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		24		
In-band blocking rejection	±3-MHz offset, 0.1% BER, wanted signal67 dBm		27		dB
	>6-MHz offset, 0.1% BER, wanted signal –67 dBm		32		
Frequency error tolerance ⁽⁵⁾	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-200		200	kHz
Symbol rate error tolerance ⁽⁶⁾	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
500 kbps, MSK, 0.1% BER					
Receiver sensitivity ⁽⁷⁾			-99		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal –67 dBm		-5		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		27		dB
	>2-MHz offset, 0.1% BER, wanted signal –67 dBm		28		1
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm

(3) The receiver sensitivity setting is programmable using a TI BLE stack vendor-specific API command. The default value is standard mode.

(4) Results based on standard-gain mode.

(5) Difference between center frequency of the received RF signal and local oscillator frequency

(6) Difference between incoming symbol rate and the internally generated symbol rate

(7) Results based on high-gain mode.



www.ti.com

RF RECEIVE SECTION (continued)

Measured on Texas Instruments CC2541 EM reference design with	$T_A = 25^{\circ}C$, VDD = 3 V, $f_c = 2440$ MHz
---	---

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
250 kbps, GFSK, 160 kHz D	eviation, 0.1% BER			·	
Receiver sensitivity (8)			-98		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal -67 dBm		-3		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		23		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		28		dB
	>2-MHz offset, 0.1% BER, wanted signal –67 dBm		29		
Frequency error tolerance ⁽⁹⁾	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance ⁽¹⁰⁾	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
250 kbps, MSK, 0.1% BER		1			
Receiver sensitivity (11)			-99		dBm
Saturation	BER < 0.1%		0		dBm
Co-channel rejection	Wanted signal -67 dBm		-5		dB
	±1-MHz offset, 0.1% BER, wanted signal –67 dBm		20		
In-band blocking rejection	±2-MHz offset, 0.1% BER, wanted signal –67 dBm		29		dB
	>2-MHz offset, 0.1% BER, wanted signal -67 dBm		30		
Frequency error tolerance	Including both initial tolerance and drift. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-150		150	kHz
Symbol rate error tolerance	Maximum packet length. Sensitivity better than –67 dBm, 250-byte payload. BER 0.1%	-80		80	ppm
ALL RATES/FORMATS	·				
Spurious emission in RX. Conducted measurement	f < 1 GHz		-67		dBm
Spurious emission in RX. Conducted measurement	f > 1 GHz		-57		dBm

(8) Results based on standard-gain mode.
(9) Difference between center frequency of the received RF signal and local oscillator frequency
(10) Difference between incoming symbol rate and the internally generated symbol rate

(11) Results based on high-gain mode.



SWRS110D - JANUARY 2012 - REVISED JUNE 2013

RF TRANSMIT SECTION

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V and $f_c = 2440$ MHz

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delivered to a single-ended 50- Ω load through a balun using maximum recommended output power setting	0 -23		dDm	
Output power	Delivered to a single-ended 50- Ω load through a balun using minimum recommended output power setting			dBm	
Programmable output power range	Delivered to a single-ended 50- Ω load through a balun using minimum recommended output power setting		23		dB
	f < 1 GHz		-52		dBm
Spurious emission conducted	f > 1 GHz		-48		dBm
measurement Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)					
Optimum load impedance	Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna		70 +j30		Ω

Designs with antenna connectors that require conducted ETSI compliance at 64 MHz should insert an LC resonator in front of the antenna connector. Use a 1.6-nH inductor in parallel with a 1.8-pF capacitor. Connect both from the signal trace to a good RF ground.

CURRENT CONSUMPTION WITH TPS62730

Measured on Texas Instruments CC2541 TPA62730 EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V and $f_c = 2440$ MHz, **1 Mbsp, GFSK, 250-kHz deviation, BluetoothTM low energy Mode, 1% BER**⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	RX mode, standard mode, no peripherals active, low MCU activity, MCU at 1 MHz		14.7		
	RX mode, high-gain mode, no peripherals active, low MCU activity, MCU at 1 MHz		16.7		
Current consumption	TX mode, –20 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		13.1		mA
	TX mode, 0 dBm output power, no peripherals active, low MCU activity, MCU at 1 MHz		14.3		

(1) 0.1% BER maps to 30.8% PER

32-MHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32		MHz
	Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR	Equivalent series resistance		6		60	Ω
C ₀	Crystal shunt capacitance		1		7	pF
CL	Crystal load capacitance		10		16	pF
	Start-up time			0.25		ms
	Power-down guard time	The crystal oscillator must be in power down for a guard time before it is used again. This requirement is valid for all modes of operation. The need for power-down guard time can vary with crystal type and load.	3			ms

(1) Including aging and temperature dependency, as specified by [1]



www.ti.com

32.768-kHz CRYSTAL OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

		U A			1	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Crystal frequency			32.768		kHz
	Crystal frequency accuracy requirement ⁽¹⁾		-40		40	ppm
ESR	Equivalent series resistance			40	130	kΩ
C ₀	Crystal shunt capacitance			0.9	2	pF
CL	Crystal load capacitance			12	16	pF
	Start-up time			0.4		s

(1) Including aging and temperature dependency, as specified by [1]

32-kHz RC OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Calibrated frequency ⁽¹⁾		32.753		kHz
Frequency accuracy after calibration		±0.2%		
Temperature coefficient ⁽²⁾		0.4		%/°C
Supply-voltage coefficient ⁽³⁾		3		%/V
Calibration time ⁽⁴⁾		2		ms

The calibrated 32-kHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 977. (1)

(2)

Frequency drift when temperature changes after calibration Frequency drift when supply voltage changes after calibration (3)

When the 32-kHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator (4) is performed while SLEEPCMD.OSC32K_CALDIS is set to 0.

16-MHz RC OSCILLATOR

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Frequency ⁽¹⁾		16		MHz
Uncalibrated frequency accuracy		±18%		
Calibrated frequency accuracy		±0.6%		
Start-up time		10		μs
Initial calibration time ⁽²⁾		50		μs

The calibrated 16-MHz RC oscillator frequency is the 32-MHz XTAL frequency divided by 2. (1)

When the 16-MHz RC oscillator is enabled, it is calibrated when a switch from the 16-MHz RC oscillator to the 32-MHz crystal oscillator is performed while SLEEPCMD.OSC_PD is set to 0. (2)

www.ti.com

RSSI CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
2 Mbps, GFSK, 320-kHz Deviation, 0.1% BER a	and 2 Mbps, GFSK, 500-kHz Deviation, 0.1% B	ER			
Useful RSSI range ⁽¹⁾	Reduced gain by AGC algorithm		64		٩D
	High gain by AGC algorithm		64		dB
	Reduced gain by AGC algorithm		79		d D m
RSSI Offset	High gain by AGC algorithm		99		dBm
Absolute uncalibrated accuracy ⁽¹⁾			±6		dB
Step size (LSB value)			1		dB
All Other Rates/Formats					
Llooful DSSL range ⁽¹⁾	Standard mode	64			٩D
p size (LSB value)	High-gain mode		64		dB
DCCL offect(1)	Standard mode	node			dBm
ROSI Olisel	High-gain mode		107		арш
Absolute uncalibrated accuracy ⁽¹⁾			±3		dB
Step size (LSB value)			1		dB

(1) Assuming CC2541 EM reference design. Other RF designs give an offset from the reported value.

FREQUENCY SYNTHESIZER CHARACTERISTICS

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}$ C, VDD = 3 V and $f_c = 2440$ MHz

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	At ±1-MHz offset from carrier	-109		
Phase noise, unmodulated carrier	At ±3-MHz offset from carrier	-112		dBc/Hz
	At ±5-MHz offset from carrier	–119		

ANALOG TEMPERATURE SENSOR

Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}C$ and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output	Measured using integrated ADC, internal band-gap voltage		1480		12-bit
Temperature coefficient			4.5		/ 1°C
Voltage coefficient			1		0.1 V
Initial accuracy without calibration			±10		°C
Accuracy using 1-point calibration			±5		°C
Current consumption when enabled			0.5		mA

COMPARATOR CHARACTERISTICS

T_A = 25°C, VDD = 3 V. All measurement results are obtained using the CC2541 reference designs, post-calibration.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Common-mode maximum voltage		VDD		V
Common-mode minimum voltage		-0.3		
Input offset voltage		1		mV
Offset vs temperature		16		µV/°C
Offset vs operating voltage		4		mV/V
Supply current		230		nA
Hysteresis		0.15		mV



www.ti.com

ADC CHARACTERISTICS

 $T_{\rm A}$ = 25°C and VDD = 3 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Input voltage	VDD is voltage on AVDD5 pin	0		VDD	V	
	External reference voltage	VDD is voltage on AVDD5 pin	0		VDD	V	
	External reference voltage differential	VDD is voltage on AVDD5 pin	0		VDD	V	
	Input resistance, signal	Simulated using 4-MHz clock speed		197		kΩ	
	Full-scale signal ⁽¹⁾	Peak-to-peak, defines 0 dBFS		2.97		V	
		Single-ended input, 7-bit setting		5.7			
		Single-ended input, 9-bit setting		7.5			
		Single-ended input, 10-bit setting		9.3		bits	
		Single-ended input, 12-bit setting		10.3			
ENOB ⁽¹⁾	Effective number of bits	Differential input, 7-bit setting		6.5			
LINOB		Differential input, 9-bit setting		8.3		DIIS	
		Differential input, 10-bit setting		10			
		Differential input, 12-bit setting	10 ing 10 ing 11.5 COSC 9.7 COSC 10.9 d differential 0-20 etting, -6 dBFS ⁽¹⁾ -75.2 ing, -6 dBFS ⁽¹⁾ -86.6 etting ⁽¹⁾ 70.2 ing ⁽¹⁾ 79.3 etting, -6 dBFS ⁽¹⁾ 78.8 ing, -6 dBFS ⁽¹⁾ 88.9 ing, 1-kHz sine >84 etting, 1-kHz sine >84				
		10-bit setting, clocked by RCOSC					
		12-bit setting, clocked by RCOSC		10.9			
	Useful power bandwidth	7-bit setting, both single and differential		0–20		kHz	
חווד	Total harmonia diatantian	Single ended input, 12-bit setting, –6 dBFS ⁽¹⁾		-75.2			
THD	Total harmonic distortion	Differential input, 12-bit setting, –6 dBFS ⁽¹⁾		-86.6		dB	
		Single-ended input, 12-bit setting ⁽¹⁾		70.2			
		Differential input, 12-bit setting ⁽¹⁾		79.3		٩D	
	Signal to nonharmonic ratio	Single-ended input, 12-bit setting, –6 dBFS ⁽¹⁾	78.8		dB		
		Differential input, 12-bit setting, –6 dBFS ⁽¹⁾		88.9	9		
CMRR	Common-mode rejection ratio	Differential input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB	
	Crosstalk	Single ended input, 12-bit setting, 1-kHz sine (0 dBFS), limited by ADC resolution		>84		dB	
	Offset	Midscale		-3		mV	
	Gain error			0.68%			
	>	12-bit setting, mean ⁽¹⁾		0.05			
DNL	Differential nonlinearity	12-bit setting, maximum ⁽¹⁾		0.9		LSB	
		12-bit setting, mean ⁽¹⁾		4.6			
	late and the set late and	12-bit setting, maximum ⁽¹⁾		13.3		1.07	
INL	Integral nonlinearity	12-bit setting, mean, clocked by RCOSC		10		LSB	
		12-bit setting, max, clocked by RCOSC		29			
		Single ended input, 7-bit setting ⁽¹⁾		35.4			
		Single ended input, 9-bit setting ⁽¹⁾		46.8			
		Single ended input, 10-bit setting ⁽¹⁾		57.5			
SINAD		Single ended input, 12-bit setting ⁽¹⁾		66.6			
(–THD+N)	Signal-to-noise-and-distortion	Differential input, 7-bit setting ⁽¹⁾		40.7		dB	
		Differential input, 9-bit setting ⁽¹⁾		51.6			
		Differential input, 10-bit setting ⁽¹⁾		61.8			
		Differential input, 12-bit setting ⁽¹⁾		70.8			
		7-bit setting		20			
		9-bit setting		36			
	Conversion time	10-bit setting		68		μs	
		12-bit setting		132			

(1) Measured with 300-Hz sine-wave input and VDD as reference.



ADC CHARACTERISTICS (continued)

 T_{A} = 25°C and VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power consumption			1.2		mA
Internal reference VDD coefficient			4		mV/V
Internal reference temperature coefficient			0.4		mV/10°C
Internal reference voltage			1.24		V

CONTROL INPUT AC CHARACTERISTICS

т.	$= -40^{\circ}$ C to	85°C	VDD -	2 V to	3 6 V
IΑ	$= -40 \ C \ 10$	000,	v DD -	Z V 10	J.U V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
System clock, f _{SYSCLK} t _{SYSCLK} = 1/ f _{SYSCLK}	The undivided system clock is 32 MHz when crystal oscillator is used. The undivided system clock is 16 MHz when calibrated 16-MHz RC oscillator is used.	16		32	MHz
RESET_N low duration	See item 1, Figure 2. This is the shortest pulse that is recognized as a complete reset pin request. Note that shorter pulses may be recognized but do not lead to complete reset of all modules within the chip.	1			μs
Interrupt pulse duration	See item 2, Figure 2. This is the shortest pulse that is recognized as an interrupt request.	20			ns





Figure 2. Control Input AC Characteristics

SWRS110D - JANUARY 2012 - REVISED JUNE 2013

SPI AC CHARACTERISTICS

Τ. =	= -40°C to	85°C	VDD =	: 2 V to	36V

	PARAMETER	TEST CONDITIONS	MIN	ΤΥΡ ΜΑΧ	UNIT
		Master, RX and TX	250		
1	SCK period	Slave, RX and TX	250		ns
	SCK duty cycle	Master		50%	
		Master	63		
2	SSN low to SCK	Slave	63		ns
	SCK to SSN high	Master	63		
3		Siave			ns
4	MOSI early out	Master, load = 10 pF		7	ns
5	MOSI late out	Master, load = 10 pF		10	ns
6	MISO setup	Master	90		ns
7	MISO hold	Master	10		ns
	SCK duty cycle	Slave		50%	ns
10	MOSI setup	Slave	35		ns
11	MOSI hold	Slave	10		ns
9	MISO late out	Slave, load = 10 pF		95	ns
		Master, TX only		8	
	Operating frequency	Master, RX and TX		4	N 41 I
	Operating frequency	Slave, RX only		8	MHz
		Slave, RX and TX		4	







14

Submit Documentation Feedback

SWRS110D - JANUARY 2012 - REVISED JUNE 2013





DEBUG INTERFACE AC CHARACTERISTICS

$T_A = -40^{\circ}$ C to 85°C, VDD = 2 V to 3.6 V											
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT					
f _{clk_dbg}	Debug clock frequency (see Figure 5)				12	MHz					
t ₁	Allowed high pulse on clock (see Figure 5)		35			ns					
t ₂	Allowed low pulse on clock (see Figure 5)		35			ns					
t ₃	EXT_RESET_N low to first falling edge on debug clock (see Figure 7)		167			ns					
t ₄	Falling edge on clock to EXT_RESET_N high (see Figure 7)		83			ns					
t ₅	EXT_RESET_N high to first debug command (see Figure 7)		83			ns					
t ₆	Debug data setup (see Figure 6)		2			ns					
t ₇	Debug data hold (see Figure 6)		4			ns					
t ₈	Clock-to-data delay (see Figure 6)	Load = 10 pF			30	ns					




Figure 5. Debug Clock – Basic Timing

www.ti.com


ISTRUMENTS


EXAS




CC2541

SWRS110D - JANUARY 2012 - REVISED JUNE 2013









TIMER INPUTS AC CHARACTERISTICS

 $T_A = -40^\circ C$ to 85°C, VDD = 2 V to 3.6 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input capture pulse duration	Synchronizers determine the shortest input pulse that can be recognized. The synchronizers operate at the current system clock rate (16 MHz or 32 MHz).	1.5			t _{SYSCLK}



www.ti.com

DC CHARACTERISTICS


$T_A = 25^{\circ}C$, VDD = 3 V

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Logic-0 input voltage				0.5	V				
Logic-1 input voltage		2.4			V				
Logic-0 input current	Input equals 0 V	-50		50	nA				
Logic-1 input current	Input equals VDD	-50		50	nA				
I/O-pin pullup and pulldown resistors			20		kΩ				
Logic-0 output voltage, 4- mA pins	Output load 4 mA			0.5	V				
Logic-1 output voltage, 4-mA pins	Output load 4 mA	2.5			V				
Logic-0 output voltage, 20- mA pins	Output load 20 mA			0.5	V				
Logic-1 output voltage, 20-mA pins	Output load 20 mA	2.5			V				

DEVICE INFORMATION


PIN DESCRIPTIONS

The CC2541 pinout is shown in Figure 8 and a short description of the pins follows.



NOTE: The exposed ground pad must be connected to a solid ground plane, as this is the ground connection for the chip.

Figure 8. Pinout Top View



CC2541

www.ti.com

EXAS

NSTRUMENTS

PIN DESCRIPTIONS

PIN Number PIN											
AVDD2 27 Power (analog) 2-V-3.6-V analog power-supply connection AVDD3 24 Power (analog) 2-V-3.6-V analog power-supply connection AVDD4 29 Power (analog) 2-V-3.6-V analog power-supply connection AVDD6 31 Power (analog) 2-V-3.6-V analog power-supply connection AVDD4 0 Power (digital) 2-V-3.6-V analog power-supply connection DOUD1 39 Power (digital) 2-V-3.6-V analog power-supply connection DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND - Ground pin Connect to GND GND - Ground pin Connect to GND P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 1.6 <		PIN		DESCRIPTION							
AVDD3 24 Power (analog) 2-V-3.6-V analog power-supply connection AVDD4 29 Power (analog) 2-V-3.6-V analog power-supply connection AVDD5 31 Power (analog) 2-V-3.6-V analog power-supply connection AVDD6 31 Power (digital) 1.8-V digital power-supply connection DCUPL 40 Power (digital) 2-V-3.6-V digital power-supply connection DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connected Mower supply connection GND 1 Ground The ground pade must be connected to a solid ground plane. NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.5 P0_4 15 Digital I/O Port 0.1 P0_5 14 Digital I/O Port 1.1			,								
AVDD4 29 Power (analog) 2-V-3.6-V analog power-supply connection AVDD5 21 Power (analog) 2-V-3.6-V analog power-supply connection AVDD6 31 Power (digital) 1.8-V digital power-supply connection DVDD1 39 Power (digital) 2-V-3.6-V analog power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connect to GND GND - Ground pin Connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 11 Digital I/O Port 0.4 P0_3 16 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 1.0 P1_0 11 Digital I/O Port 1.0 P1_1 9 Digital I/O Port 1.0 P1_1 9 Digital I/O	-										
AVDDS 21 Power (analog) 2-V-3.6-V analog power-supply connection AVDD6 31 Power (digital) 2-V-3.6-V analog power-supply connection DCOUPL 40 Power (digital) 2-V-3.6-V digital power-supply connection DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connect to GND GND - Ground The ground pad must be connected to a solid ground plane. NC 4 Unused pins Not connected GND P0_0 19 Digital VO Port 0.1 P0_2 17 Digital VO Port 0.2 P0_3 16 Digital VO Port 0.4 P0_5 14 Digital VO Port 0.5 P0_6 13 Digital VO Port 1.7 P1_0 11 Digital VO Port 1.2 P1_1 9 Digital VO Port 1.5 P1_2 8 Digital VO<											
AVDD6 31 Power (analog) 2-V-3.6-V analog power-supply connection DCOUPL 40 Power (digital) 1.8-V digital power-supply decoupling. Do not use for supplying external circuits. DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connect to GND GND 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_3 16 Digital I/O Port 0.2 P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.2 P1_4 6 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.2											
DCOUPL 40 Power (digital) 1.8-V digital power-supply decoupling. Do not use for supplying external circuits. DVDD1 39 Power (digital) 2-V-3-6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3-6-V digital power-supply connection GND - Ground pin Connect to GND GND - Ground The ground pad must be connected to a solid ground plane. NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.4 P0_6 13 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.2 P1_2 8 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.6 P1_7 7 Digital I/O Port 1.6 <t< td=""><td></td><td></td><td></td><td></td></t<>											
DVDD1 39 Power (digital) 2-V-3.6-V digital power-supply connection DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connect to GND GND	-	31									
DVDD2 10 Power (digital) 2-V-3.6-V digital power-supply connection GND 1 Ground pin Connect to GND GND - Ground pin Connect to GND GND - Ground pin The ground pad must be connected to a solid ground plane. NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.1 P0_1 18 Digital I/O Port 0.1 P0_3 16 Digital I/O Port 0.2 P0_4 15 Digital I/O Port 0.5 P0_6 10 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 1.0 -20-mA drive capability P1_1 9 Digital I/O Port 1.1 -20-mA drive capability P1_2 8 Digital I/O Port 1.2 Port 1.3 P1_4 6 Digital I/O Port 1.5 Port 1.7 P1_5 5 Digital I/O Port 1.7 Port 2.0 P2_1/DD 36	-		,								
GND 1 Ground pin Connect to GND GND — Ground The ground pad must be connected to a solid ground plane. NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.3 P0_4 15 Digital I/O Port 0.6 P0_5 14 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 1.0 Port 0.4 P1_0 11 Digital I/O Port 1.1 Port 0.6 P0_7 12 Digital I/O Port 1.1 Port 0.4 P1_0 11 Digital I/O Port 1.1 Port 0.4 P1_1 9 Digital I/O Port 1.5 Port 1.5 P1_4 6 Digital I/O Port 1.5 Port 1.6 P1_7 37 Digital I/O Port 1.7 <td>DVDD1</td> <td>39</td> <td>Power (digital)</td> <td>2-V–3.6-V digital power-supply connection</td>	DVDD1	39	Power (digital)	2-V–3.6-V digital power-supply connection							
GND — Ground The ground pad must be connected to a solid ground plane. NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.1 P0_3 16 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.0 – 20-mA drive capability P1_1 9 Digital I/O Port 1.1 – 20-mA drive capability P1_2 8 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.7 P2_0 36 Digital I/O Port 2.1 P2_1 9 Digital I/O Port 2.1 P2_1 7 Digital I/O Port 1.7	DVDD2	10	Power (digital)	2-V–3.6-V digital power-supply connection							
NC 4 Unused pins Not connected P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.2 P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.2 P1_1 9 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 2.1 P2_1ODD 35 Digital I/O Port 2.1 P2_20C 36 Digit	GND	1	Ground pin	Connect to GND							
P0_0 19 Digital I/O Port 0.0 P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.3 P0_4 15 Digital I/O Port 0.3 P0_5 14 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.0 - 20-mA drive capability P1_1 9 Digital I/O Port 1.3 P1_3 7 Digital I/O Port 1.3 P1_4 6 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 2.0 P2_1/DD 35 Digital I/O Port 2.1 debug drad P2_2/DC 36 Digital I/O Port 2.4 debug clock P2_2/DC 36 Digital I/O Port 2.4/debug clock <t< td=""><td>GND</td><td></td><td>Ground</td><td>The ground pad must be connected to a solid ground plane.</td></t<>	GND		Ground	The ground pad must be connected to a solid ground plane.							
P0_1 18 Digital I/O Port 0.1 P0_2 17 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.3 P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.0 - 20-mA drive capability P1_1 9 Digital I/O Port 1.1 - 20-mA drive capability P1_1 9 Digital I/O Port 1.1 - 20-mA drive capability P1_2 8 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.3 P1_4 6 Digital I/O Port 1.5 P1_5 5 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 2.1 / debug data P2_2/DC 34 Digital I/O Port 2.1 / debug data P2_3/D 35 Digital I/O	NC	4	Unused pins	Not connected							
P0_2 17 Digital I/O Port 0.2 P0_3 16 Digital I/O Port 0.3 P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 0.7 P1_1 9 Digital I/O Port 1.0 – 20-mA drive capability P1_1 9 Digital I/O Port 1.2 P1_2 8 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.3 P1_4 6 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 1.7 P2_0 36 Digital I/O Port 2.1 / debug data P2_1/DD 35 Digital I/O Port 2.1 / debug data P2_3/ 33 Digital I/O Port 2.3/32.768 kHz XOSC OSC32K_02 33 Digital I/O, Analog I/O Pot 2.4/32.76	P0_0	19	Digital I/O	Port 0.0							
P0_3 16 Digital I/O Port 0.3 P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.1 – 20-mA drive capability P1_1 9 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.4 P1_4 6 Digital I/O Port 1.5 P1_6 38 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 1.7 P2_0 36 Digital I/O Port 2.1 P2_0 36 Digital I/O Port 2.1 P2_0 36 Digital I/O Port 2.1 P2_0 36 Digital I/O Port 2.2 P2_3/ O3 Digital I/O Port 2.2.7/ debug clock P2_3/ 33 Digital I/O, Analog I/O Port 2.4/32.768 kHz XOSC	P0_1	18	Digital I/O	Port 0.1							
P0_4 15 Digital I/O Port 0.4 P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 1.0 – 20-mA drive capability P1_1 9 Digital I/O Port 1.1 – 20-mA drive capability P1_1 9 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.4 P1_5 5 Digital I/O Port 1.5 P1_6 38 Digital I/O Port 1.5 P1_6 38 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 2.0 P2_1/DD 36 Digital I/O Port 2.1 / debug data P2_2/DC 34 Digital I/O Port 2.2 / debug clock P2_3/ 03 Digital I/O Port 2.4/32.768 kHz XOSC OSC32K_Q1 22 Digital I/O, Analog I/O Port 2.4/32.768 kHz XOSC OSC32K_Q1 20	P0_2	17	Digital I/O	Port 0.2							
P0_5 14 Digital I/O Port 0.5 P0_6 13 Digital I/O Port 0.6 P0_7 12 Digital I/O Port 0.7 P1_0 11 Digital I/O Port 0.7 P1_1 9 Digital I/O Port 1.0 – 20-mA drive capability P1_1 9 Digital I/O Port 1.1 – 20-mA drive capability P1_2 8 Digital I/O Port 1.2 P1_3 7 Digital I/O Port 1.5 P1_6 38 Digital I/O Port 1.7 P2_0 36 Digital I/O Port 1.7 P2_1 37 Digital I/O Port 1.6 P1_7 37 Digital I/O Port 2.0 P2_1/DD 35 Digital I/O Port 2.1 / debug data P2_2/DC 34 Digital I/O Port 2.2 / debug clock P2_3/ OSC32K_Q2 30 Digital I/O, Analog I/O Port 2.4/32.768 kHz XOSC OSC32K_Q2 10 Digital I/O, Analog I/O External precision bias resistor for reference current	P0_3	16	Digital I/O	Port 0.3							
P0_613Digital I/OPort 0.6P0_712Digital I/OPort 0.7P1_011Digital I/OPort 1.0 – 20-mA drive capabilityP1_19Digital I/OPort 1.1 – 20-mA drive capabilityP1_28Digital I/OPort 1.2P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.6P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.1 / debug clockP2_3/33Digital I/OPort 2.3/32.768 kHz XOSCOSC32K_Q230Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCOSC32K_Q130Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-IowRF_P25RF I/OPositive RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Negative RF output signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/OS2-MHz crystal oscillator pin 1 or external clock input	P0_4	15	Digital I/O	Port 0.4							
PO_7 12Digital I/OPort 0.7P1_011Digital I/OPort 1.0 – 20-mA drive capabilityP1_19Digital I/OPort 1.1 – 20-mA drive capabilityP1_28Digital I/OPort 1.2P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.5P1_55Digital I/OPort 1.6P1_737Digital I/OPort 2.0P2_036Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/OSC3K_Q233Digital I/OPort 2.3/32.768 kHz XOSCSC32K_Q132Digital I/OPort 2.4/32.768 kHz XOSCRESET_N20Digital I/OReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Negative RF output signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/OS2-MHz crystal oscillator pin 1 or external clock input	P0_5	14	Digital I/O	Port 0.5							
P1_011Digital I/OPort 1.0 - 20-mA drive capabilityP1_19Digital I/OPort 1.1 - 20-mA drive capabilityP1_28Digital I/OPort 1.2P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.6P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_17DD35Digital I/OPort 2.1 / debug dataP2_20C34Digital I/OPort 2.2 / debug clockP2_3/OSC32K_Q233Digital I/OPort 2.4/32.768 kHz XOSCP2_4/32Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_P25RF I/ONegative RF input signal to LNA during TXRF_P25RF I/OPositive RF input signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pi nor digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q132Analog I/OS2-MHz crystal oscillator pin 1 or external clock input	P0_6	13	Digital I/O	Port 0.6							
P1_19Digital I/OPort 1.1 – 20-mA drive capabilityP1_28Digital I/OPort 1.2P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 2.0P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/ OSC32K_Q233Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-IowRF_P25RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pi or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input	P0_7	12	Digital I/O	Port 0.7							
P1_19Digital I/OPort 1.1 – 20-mA drive capabilityP1_28Digital I/OPort 1.2P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 2.0P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/ OSC32K_Q233Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-IowRF_P25RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pi or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input	P1_0	11	Digital I/O	Port 1.0 – 20-mA drive capability							
P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/03Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		9	-	Port 1.1 – 20-mA drive capability							
P1_37Digital I/OPort 1.3P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/03Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input	P1_2	8	Digital I/O	Port 1.2							
P1_46Digital I/OPort 1.4P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/CC33Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCOSC32K_Q22Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pri or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		7	Digital I/O	Port 1.3							
P1_55Digital I/OPort 1.5P1_638Digital I/OPort 1.6P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/33Digital I/OPort 2.3/32.768 kHz XOSCOSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/32Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCOSC32K_Q130Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Positive RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I ² C clock or digital I/OCan be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		6	Digital I/O	Port 1.4							
P1_638Digital I/OPort 1.6P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/33Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCOSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/32Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCOSC32K_Q130Analog I/OExternal precision bias resistor for reference currentRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock prior digital I/O. Leave floating if not used. If grounded disable pull upSDA3I²C clock or digital I/OCan be used as I²C data pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		5	Digital I/O	Port 1.5							
P1_737Digital I/OPort 1.7P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/33Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCOSC32K_Q232Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/32Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCOSC32K_Q130Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal to LNA during TXRF_P25RF I/OPositive RF input signal to LNA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		38	-	Port 1.6							
P2_036Digital I/OPort 2.0P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_2/DC33Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCOSC32K_Q233Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock prior or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		37	-	Port 1.7							
P2_1/DD35Digital I/OPort 2.1 / debug dataP2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/33Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCOSC32K_Q232Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCP2_4/32Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCOSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upSDA3I²C clock or digital I/OCan be used as I²C data pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		36	-	Port 2.0							
P2_2/DC34Digital I/OPort 2.2 / debug clockP2_3/ OSC32K_Q233Digital I/O, Analog I/OPort 2.3/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upSDA3I²C clock or digital I/OCan be used as I²C data pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input		35	-	Port 2.1 / debug data							
P2_3/ OSC32K_Q233Digital I/O, Analog I/O Port 2.3/32.768 kHz XOSCP2_4/ OSC32K_Q132Digital I/O, Analog I/O Port 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input			-								
P2_4/ OSC32K_Q132Digital I/O, Analog I/OPort 2.4/32.768 kHz XOSCRBIAS30Analog I/OExternal precision bias resistor for reference currentRESET_N20Digital inputReset, active-lowRF_N26RF I/ONegative RF input signal to LNA during RX Negative RF output signal from PA during TXRF_P25RF I/OPositive RF input signal to LNA during RX Positive RF output signal from PA during TXSCL2I²C clock or digital I/OCan be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull upSDA3I²C clock or digital I/OCan be used as I²C data pin or digital I/O. Leave floating if not used. If grounded disable pull upXOSC_Q122Analog I/O32-MHz crystal oscillator pin 1 or external clock input	P2_3/	33	3	Port 2.3/32.768 kHz XOSC							
RESET_N 20 Digital input Reset, active-low RF_N 26 RF I/O Negative RF input signal to LNA during RX Negative RF output signal from PA during TX RF_P 25 RF I/O Positive RF input signal to LNA during RX Positive RF output signal from PA during TX SCL 2 I ² C clock or digital I/O Can be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up SDA 3 I ² C clock or digital I/O Can be used as I ² C data pin or digital I/O. Leave floating if not used. If grounded disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	P2_4/	32	Digital I/O, Analog I/O	Port 2.4/32.768 kHz XOSC							
RF_N 26 RF I/O Negative RF input signal to LNA during RX Negative RF output signal from PA during TX RF_P 25 RF I/O Positive RF input signal to LNA during RX Positive RF output signal from PA during TX SCL 2 I ² C clock or digital I/O Can be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up SDA 3 I ² C clock or digital I/O Can be used as I ² C data pin or digital I/O. Leave floating if not used. If grounded disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	RBIAS	30	Analog I/O	External precision bias resistor for reference current							
RF_P 25 RF I/O Positive RF input signal from PA during TX RF_P 25 RF I/O Positive RF input signal to LNA during RX Positive RF output signal from PA during TX SCL 2 I²C clock or digital I/O Can be used as I²C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up SDA 3 I²C clock or digital I/O Can be used as I²C data pin or digital I/O. Leave floating if not used. If grounded disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	RESET_N	20	Digital input	Reset, active-low							
Positive RF output signal from PA during TX SCL 2 I ² C clock or digital I/O Can be used as I ² C clock pin or digital I/O. Leave floating if not used. If grounded disable pull up SDA 3 I ² C clock or digital I/O Can be used as I ² C data pin or digital I/O. Leave floating if not used. If grounded disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	RF_N	26	RF I/O								
disable pull up SDA 3 I ² C clock or digital I/O Can be used as I ² C data pin or digital I/O. Leave floating if not used. If grounded disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	RF_P	25	RF I/O								
disable pull up XOSC_Q1 22 Analog I/O 32-MHz crystal oscillator pin 1 or external clock input	SCL	2	I ² C clock or digital I/O								
	SDA	3	I ² C clock or digital I/O								
	XOSC_Q1	22	Analog I/O	32-MHz crystal oscillator pin 1 or external clock input							
		23	Analog I/O	32-MHz crystal oscillator pin 2							


Submit Documentation Feedback




SWRS110D - JANUARY 2012 - REVISED JUNE 2013

BLOCK DIAGRAM

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.







BLOCK DESCRIPTIONS

A block diagram of the CC2541 is shown in Figure 9. The modules can be roughly divided into one of three categories: CPU-related modules; modules related to power, test, and clock distribution; and radio-related modules. In the following subsections, a short description of each module is given.

CPU and Memory

The **8051 CPU core** is a single-cycle 8051-compatible core. It has three different memory access busses (SFR, DATA, and CODE/XDATA), a debug interface, and an 18-input extended interrupt unit.

The **memory arbiter** is at the heart of the system, as it connects the CPU and DMA controller with the physical memories and all peripherals through the SFR bus. The memory arbiter has four memory-access points, access of which can map to one of three physical memories: an SRAM, flash memory, and XREG/SFR registers. It is responsible for performing arbitration and sequencing between simultaneous memory accesses to the same physical memory.

The **SFR bus** is drawn conceptually in Figure 9 as a common bus that connects all hardware peripherals to the memory arbiter. The SFR bus in the block diagram also provides access to the radio registers in the radio register bank, even though these are indeed mapped into XDATA memory space.

The **8-KB SRAM** maps to the DATA memory space and to parts of the XDATA memory spaces. The SRAM is an ultralow-power SRAM that retains its contents even when the digital part is powered off (power mode 2 and mode 3).

The **128/256 KB flash block** provides in-circuit programmable non-volatile program memory for the device, and maps into the CODE and XDATA memory spaces.

Peripherals

Writing to the flash block is performed through a **flash controller** that allows page-wise erasure and 4-bytewise programming. See User Guide for details on the flash controller.

A versatile five-channel **DMA controller** is available in the system, accesses memory using the XDATA memory space, and thus has access to all physical memories. Each channel (trigger, priority, transfer mode, addressing mode, source and destination pointers, and transfer count) is configured with DMA descriptors that can be located anywhere in memory. Many of the hardware peripherals (AES core, flash controller, USARTs, timers, ADC interface, etc.) can be used with the DMA controller for efficient operation by performing data transfers between a single SFR or XREG address and flash/SRAM.

Each CC2541 contains a unique 48-bit IEEE address that can be used as the public device address for a *Bluetooth* device. Designers are free to use this address, or provide their own, as described in the *Bluetooth* specfication.

The **interrupt controller** services a total of 18 interrupt sources, divided into six interrupt groups, each of which is associated with one of four interrupt priorities. I/O and sleep timer interrupt requests are serviced even if the device is in a sleep mode (power modes 1 and 2) by bringing the CC2541 back to the active mode.

The **debug interface** implements a proprietary two-wire serial interface that is used for in-circuit debugging. Through this debug interface, it is possible to erase or program the entire flash memory, control which oscillators are enabled, stop and start execution of the user program, execute instructions on the 8051 core, set code breakpoints, and single-step through instructions in the code. Using these techniques, it is possible to perform incircuit debugging and external flash programming elegantly.

The **I/O controller** is responsible for all general-purpose I/O pins. The CPU can configure whether peripheral modules control certain pins or whether they are under software control, and if so, whether each pin is configured as an input or output and if a pullup or pulldown resistor in the pad is connected. Each peripheral that connects to the I/O pins can choose between two different I/O pin locations to ensure flexibility in various applications.

The **sleep timer** is an ultralow-power timer that can either use an external 32.768-kHz crystal oscillator or an internal 32.753-kHz RC oscillator. The sleep timer runs continuously in all operating modes except power mode 3. Typical applications of this timer are as a real-time counter or as a wake-up timer to get out of power mode 1 or mode 2.

A built-in **watchdog timer** allows the CC2541 to reset itself if the firmware hangs. When enabled by software, the watchdog timer must be cleared periodically; otherwise, it resets the device when it times out.



www.ti.com

Timer 1 is a 16-bit timer with timer/counter/PWM functionality. It has a programmable prescaler, a 16-bit period value, and five individually programmable counter/capture channels, each with a 16-bit compare value. Each of the counter/capture channels can be used as a PWM output or to capture the timing of edges on input signals. It can also be configured in IR generation mode, where it counts timer 3 periods and the output is ANDed with the output of timer 3 to generate modulated consumer IR signals with minimal CPU interaction.

Timer 2 is a 40-bit timer. It has a 16-bit counter with a configurable timer period and a 24-bit overflow counter that can be used to keep track of the number of periods that have transpired. A 40-bit capture register is also used to record the exact time at which a start-of-frame delimiter is received/transmitted or the exact time at which transmission ends. There are two 16-bit output compare registers and two 24-bit overflow compare registers that can be used to give exact timing for start of RX or TX to the radio or general interrupts.

Timer 3 and timer 4 are 8-bit timers with timer/counter/PWM functionality. They have a programmable prescaler, an 8-bit period value, and one programmable counter channel with an 8-bit compare value. Each of the counter channels can be used as PWM output.

USART 0 and USART 1 are each configurable as either an SPI master/slave or a UART. They provide double buffering on both RX and TX and hardware flow control and are thus well suited to high-throughput full-duplex applications. Each USART has its own high-precision baud-rate generator, thus leaving the ordinary timers free for other uses. When configured as SPI slaves, the USARTs sample the input signal using SCK directly instead of using some oversampling scheme, and are thus well-suited for high data rates.

The **AES encryption/decryption core** allows the user to encrypt and decrypt data using the AES algorithm with 128-bit keys. The AES core also supports ECB, CBC, CFB, OFB, CTR, and CBC-MAC, as well as hardware support for CCM.

The **ADC** supports 7 to 12 bits of resolution with a corresponding range of bandwidths from 30-kHz to 4-kHz, respectively. DC and audio conversions with up to eight input channels (I/O controller pins) are possible. The inputs can be selected as single-ended or differential. The reference voltage can be internal, AVDD, or a single-ended or differential external signal. The ADC also has a temperature-sensor input channel. The ADC can automate the process of periodic sampling or conversion over a sequence of channels.

The **I**²**C** module provides a digital peripheral connection with two pins and supports both master and slave operation. I²C support is compliant with the NXP I²C specification version 2.1 and supports standard mode (up to 100 kbps) and fast mode (up to 400 kbps). In addition, 7-bit device addressing modes are supported, as well as master and slave modes.

The ultralow-power **analog comparator** enables applications to wake up from PM2 or PM3 based on an analog signal. Both inputs are brought out to pins; the reference voltage must be provided externally. The comparator output is connected to the I/O controller interrupt detector and can be treated by the MCU as a regular I/O pin interrupt.



TYPICAL CHARACTERISTICS RX CURRENT TX CURRENT vs TEMPERATURE vs TEMPERATURE 19 19.5 1 Mbps GFSK 250 kHz TX Power Setting = 0 dBm Standard Gain Setting $V_{CC} = 3 V$ Input = -70 dBm 19 18.5 $V_{CC} = 3 V$ Current (mA) Current (mA) 18 18.5 17.5 18 17 17.5 16.5 17 80 20 80 -40 -20 0 20 40 60 -40 -20 0 40 60 Temperature (°C) Temperature (°C) G001 G002 Figure 11. Figure 10. **RX SENSITIVITY TX POWER** vs TEMPERATURE vs TEMPERATURE -84 4.0 1 Mbps GFSK 250 kHz TX Power Setting = 0 dBm Standard Gain Setting $V_{CC} = 3 V$ $V_{CC} = 3 V$ -86 2.0 Level (dBm) Level (dBm) -88 0.0 -90 -2.0 -92 -4.0 20 80 20 80 -40 -20 0 40 60 -40 -20 0 40 60 Temperature (°C) Temperature (°C) G003 G004 Figure 12. Figure 13. **RX CURRENT TX CURRENT** VS SUPPLY VOLTAGE VS SUPPLY VOLTAGE 20 20 1 Mbps GFSK 250 kHz TX Power Setting = 0 dBm $T_A = 25^{\circ}C$ 19.5 Standard Gain Setting 19.5 Input = -70 dBm19 19 т_A = 25°С Current (mA) Current (mA) 18.5 18.5 18 18 17.5 17.5 17 17 16.5 16.5 16 16 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 2 Voltage (V) Voltage (V) G005 G006 Figure 14. Figure 15.

Texas Instruments

www.ti.com

SWRS110D - JANUARY 2012 - REVISED JUNE 2013




Table 1.	Output	Power ⁽¹⁾⁽²⁾
----------	--------	-------------------------

TXPOWER Setting	Typical Output Power (dBm)
0xE1	0
0xD1	-2
0xC1	-4
0xB1	-6
0xA1	-8
0x91	-10
0x81	-12
0x71	-14
0x61	-16
0x51	-18
0x41	-20
0x31	-23

(1) Measured on Texas Instruments CC2541 EM reference design with $T_A = 25^{\circ}$ C, VDD = 3 V and $f_c = 2440$ MHz. See SWRU191 for recommended register settings.

(2) 1 Mbsp, GFSK, 250-kHz deviation, Bluetooth™ low energy mode, 1% BER



SWRS110D-JANUARY 2012-REVISED JUNE 2013


Table 2. Output Power and Current Consumption

Typical Output Power (dBm)	Typical Current Consumption (mA) ⁽¹⁾	Typical Current Consumption With TPS62730 (mA) ⁽²⁾
0	18.2	14.3
-20	16.8	13.1

(1) Measured on Texas Instruments CC2541 EM reference design with $T_A = 25$ °C, VDD = 3 V and $f_c = 2440$ MHz. See SWRU191 for recommended register settings.

(2) Measured on Texas Instruments CC2541 TPS62730 EM reference design with $T_A = 25^{\circ}C$, VDD = 3 V and $f_c = 2440$ MHz. See SWRU191 for recommended register settings.

TYPICAL CURRENT SAVINGS WHEN USING TPS62730




The application note (SWRA365) has information regarding the CC2541 and TPS62730 combo board and the current savings that can be achieved using the combo board.

www.ti.com

APPLICATION INFORMATION

Few external components are required for the operation of the CC2541. A typical application circuit is shown in Figure 22.



(1) 32-kHz crystal is mandatory when running the BLE protocol stack in low-power modes, except if the link layer is in the standby state (Vol. 6 Part B Section 1.1 in [1]).

NOTE: Different antenna alternatives will be provided as reference designs.

Figure 22. CC2541 Application Circuit

Component	Description	Value
C401	Decoupling capacitor for the internal 1.8-V digital voltage regulator	1 µF
R301	Precision resistor ±1%, used for internal biasing	56 kΩ

Input/Output Matching

When using an unbalanced antenna such as a monopole, a balun should be used to optimize performance. The balun can be implemented using low-cost discrete inductors and capacitors. See reference design, CC2541EM, for recommended balun.



Crystal

An external 32-MHz crystal, XTAL1, with two loading capacitors (C221 and C231) is used for the 32-MHz crystal oscillator. See 32-MHz CRYSTAL OSCILLATOR for details. The load capacitance seen by the 32-MHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{221}} + \frac{1}{C_{231}}} + C_{parasitic}$$

(1)

XTAL2 is an optional 32.768-kHz crystal, with two loading capacitors (C321 and C331) used for the 32.768-kHz crystal oscillator. The 32.768-kHz crystal oscillator is used in applications where both very low sleep-current consumption and accurate wake-up times are needed. The load capacitance seen by the 32.768-kHz crystal is given by:

$$C_{L} = \frac{1}{\frac{1}{C_{321}} + \frac{1}{C_{331}}} + C_{\text{parasitic}}$$
(2)

A series resistor may be used to comply with the ESR requirement.

On-Chip 1.8-V Voltage Regulator Decoupling

The 1.8-V on-chip voltage regulator supplies the 1.8-V digital logic. This regulator requires a decoupling capacitor (C401) for stable operation.

Power-Supply Decoupling and Filtering

Proper power-supply decoupling must be used for optimum performance. The placement and size of the decoupling capacitors and the power supply filtering are very important to achieve the best performance in an application. TI provides a compact reference design that should be followed very closely.

References

- Bluetooth® Core Technical Specification document, version 4.0 http://www.bluetooth.com/SiteCollectionDocuments/Core_V40.zip
- CC253x System-on-Chip Solution for 2.4-GHz IEEE 802.15.4 and ZigBee[®] Applications/CC2541 System-on-Chip Solution for 2.4-GHz *Bluetooth* low energy Applications (SWRU191)
- 3. Current Savings in CC254x Using the TPS62730 (SWRA365).

Additional Information

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standardbased wireless applications for use in industrial and consumer applications. Our selection includes RF transceivers, RF transmitters, RF front ends, and System-on-Chips as well as various software solutions for the sub-1- and 2.4-GHz frequency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E Online Community provides technical support forums, videos and blogs, and the chance to interact with fellow engineers from all over the world.

With a broad selection of product solutions, end application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio. We make RF easy!

The following subsections point to where to find more information.



Texas Instruments Low-Power RF Web Site

- Forums, videos, and blogs
- RF design help
- E2E interaction

Join us today at www.ti.com/lprf-forum.

Texas Instruments Low-Power RF Developer Network

Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:

- RF circuit, low-power RF, and ZigBee[®] design services
- Low-power RF and ZigBee module solutions and development tools
- RF certification services and RF circuit manufacturing

Need help with modules, engineering services or development tools?

Search the Low-Power RF Developer Network tool to find a suitable partner. www.ti.com/lprfnetwork

Low-Power RF eNewsletter

The Low-Power RF eNewsletter keeps you up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up today on www.ti.com/lprfnewsletter

REVISION HISTORY

Changes from Original (January 2012) to Revision A	Page
Changed data sheet status from Product Preview to Production Data	1
Changes from Revision A (February 2012) to Revision B	Page
 Changed the Temperature coefficient Unit value From: mV/°C To: / 0.1°C 	10
Changed Figure 22 text From: Optional 32-kHz Crystal To: 32-kHz Crystal	
Changed the "Internal reference voltage" TYP value From 1.15 V To: 1.24 V	
Changed pin XOSC_Q1 Pin Type From Analog O To: Analog I/O, and changed the Pin I	•
Changed pin XOSC_Q2 Pin Type From Analog O To: Analog I/O	_
Changes from Revision C (November 2012) to Revision D	Page
Changed the RF TRANSMIT SECTION, Output power TYP value From: -20 To: -23	
 Changed the RF TRANSMIT SECTION, Programmable output power range TYP value F 	From: 20 To: 23 8



16-Jun-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CC2541F128RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2541 F128	Samples
CC2541F128RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2541 F128	Samples
CC2541F256RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	Call TI NIPDAUAG NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2541 F256	Samples
CC2541F256RHAT	ACTIVE	VQFN	RHA	40	250	Green (RoHS & no Sb/Br)	Call TI NIPDAUAG NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2541 F256	Samples
HPA01215RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2541 F128	Samples
HPA01216RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 85	CC2541 F256	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

16-Jun-2020

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CC2541 :

Automotive: CC2541-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

MECHANICAL DATA



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES: A. All linear dimensions are in millimeters





PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated