

## LM567x Tone Decoder

### 1 Features

- 20 to 1 Frequency Range With an External Resistor
- Logic Compatible Output With 100-mA Current Sinking Capability
- Bandwidth Adjustable From 0 to 14%
- High Rejection of Out of Band Signals and Noise
- Immunity to False Signals
- Highly Stable Center Frequency
- Center Frequency Adjustable from 0.01 Hz to 500 kHz

### 2 Applications

- Touch Tone Decoding
- Precision Oscillator
- Frequency Monitoring and Control
- Wide Band FSK Demodulation
- Ultrasonic Controls
- Carrier Current Remote Controls
- Communications Paging Decoders


### 3 Description

The LM567 and LM567C are general purpose tone decoders designed to provide a saturated transistor switch to ground when an input signal is present within the passband. The circuit consists of an I and Q detector driven by a voltage controlled oscillator which determines the center frequency of the decoder. External components are used to independently set center frequency, bandwidth and output delay.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM567C	SOIC (8)	4.90 mm × 3.91 mm
	PDIP (8)	9.81 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



**Simplified Diagram**



## Table of Contents

<b>1 Features</b> .....	1	9.4 Device Functional Modes.....	10
<b>2 Applications</b> .....	1	<b>10 Application and Implementation</b> .....	12
<b>3 Description</b> .....	1	10.1 Application Information.....	12
<b>4 Revision History</b> .....	2	10.2 Typical Applications.....	12
<b>5 Device Comparison</b> .....	3	<b>11 Power Supply Recommendations</b> .....	18
<b>6 Pin Configuration and Functions</b> .....	3	<b>12 Layout</b> .....	18
<b>7 Specifications</b> .....	4	12.1 Layout Guidelines.....	18
7.1 Absolute Maximum Ratings.....	4	12.2 Layout Example.....	18
7.2 Recommended Operating Conditions.....	4	<b>13 Device and Documentation Support</b> .....	19
7.3 Thermal Information.....	4	13.1 Receiving Notification of Documentation Updates..	19
7.4 Electrical Characteristics.....	5	13.2 Support Resources.....	19
7.5 Typical Characteristics.....	6	13.3 Trademarks.....	19
<b>8 Parameter Measurement Information</b> .....	8	13.4 Electrostatic Discharge Caution.....	19
<b>9 Detailed Description</b> .....	8	13.5 Glossary.....	19
9.1 Overview.....	8	<b>14 Mechanical, Packaging, and Orderable Information</b> .....	19
9.2 Functional Block Diagram.....	8		
9.3 Feature Description.....	9		

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


<b>Changes from Revision E (October 2014) to Revision F (January 2022)</b>	<b>Page</b>
• Changed the pin number of 5 and 6 in the <a href="#">Pin Functions</a> table.....	3
• Changed <a href="#">Equation 1</a> .....	9
• Changed <a href="#">Equation 2</a> .....	13
<b>Changes from Revision D (March 2013) to Revision E (October 2014)</b>	<b>Page</b>
• Added <i>Pin Configuration and Functions</i> section, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section .....	1
<b>Changes from Revision C (March 2013) to Revision D (March 2013)</b>	<b>Page</b>
• Changed layout of National Data Sheet to TI format.....	9

## 5 Device Comparison

**Table 5-1. Device Comparison**

DEVICE NAME	DESCRIPTION
LM567, LM567C	General Purpose Tone Decoder
LMC567	Same as LM567C, but lower power supply current consumption and double oscillator frequency

## 6 Pin Configuration and Functions



**Figure 6-1. 8-Pin PDIP (P) and SOIC (D) Package Top View**

**Table 6-1. Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	7	P	Circuit ground.
IN	3	I	Device input.
LF_CAP	2	I	Loop filter capacitor pin (LPF of the PLL).
OUT	8	O	Device output.
OF_CAP	1	I	Output filter capacitor pin.
T_CAP	6	I	Timing capacitor connection pin.
T_RES	5	I	Timing resistor connection pin.
VCC	4	P	Voltage supply pin.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

See (1) (2)

		MIN	MAX	UNIT	
Supply Voltage Pin			9	V	
Power Dissipation <sup>(1)</sup>			1100	mW	
$V_8$			15	V	
$V_3$			-10	V	
$V_3$			$V_4 + 0.5$	V	
Operating Temperature Range	LM567CM, LM567CN	0	70	°C	
	PDIP Package	Soldering (10 s)		260	°C
	SOIC Package	Vapor Phase (60 s)		215	°C
		Infrared (15 s)		220	°C
Storage temperature range, $T_{stg}$		-65	150	°C	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. *Recommended Operating Conditions* indicate conditions for which the device is functional, but do not ensure specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Recommended Operating Conditions. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (2) See <http://www.ti.com> for other methods of soldering surface mount devices.

### 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply Voltage	3.5	8.5	V
$V_{IN}$	Input Voltage Level	-8.5	8.5	V
$T_A$	Operating Temperature Range	-20	120	°C

### 7.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM567C		UNIT
		D (SOIC)	P (PDIP)	
		8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.5	53.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.6	42.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.5	30.2	
$\psi_{JT}$	Junction-to-top characterization parameter	10.0	19.6	
$\psi_{JB}$	Junction-to-board characterization parameter	47.0	30.1	

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, (SPRA953).

## 7.4 Electrical Characteristics

AC Test Circuit,  $T_A = 25^\circ\text{C}$ ,  $V^+ = 5\text{ V}$

PARAMETER	TEST CONDITIONS	LM567			LM567C/LM567CM			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
Power Supply Voltage Range		4.75	5.0	9.0	4.75	5.0	9.0	V
Power Supply Current Quiescent	$R_L = 20\text{k}$		6	8		7	10	mA
Power Supply Current Activated	$R_L = 20\text{k}$		11	13		12	15	mA
Input Resistance		18	20		15	20		k $\Omega$
Smallest Detectable Input Voltage	$I_L = 100\text{ mA}$ , $f_i = f_o$		20	25		20	25	mVrms
Largest No Output Input Voltage	$I_C = 100\text{ mA}$ , $f_i = f_o$	10	15		10	15		mVrms
Largest Simultaneous Outband Signal to Inband Signal Ratio			6			6		dB
Minimum Input Signal to Wideband Noise Ratio	$B_n = 140\text{ kHz}$		-6			-6		dB
Largest Detection Bandwidth		12	14	16	10	14	18	% of $f_o$
Largest Detection Bandwidth Skew			1	2		2	3	% of $f_o$
Largest Detection Bandwidth Variation with Temperature			$\pm 0.1$			$\pm 0.1$		%/ $^\circ\text{C}$
Largest Detection Bandwidth Variation with Supply Voltage	4.75 – 6.75 V		$\pm 1$	$\pm 2$		$\pm 1$	$\pm 5$	%V
Highest Center Frequency		100	500		100	500		kHz
Center Frequency Stability (4.75 – 5.75 V)	$0 < T_A < 70$ $-55 < T_A < +125$		$35 \pm 60$ $35 \pm 140$			$35 \pm 60$ $35 \pm 140$		ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Center Frequency Shift with Supply Voltage	4.75 V – 6.75 V 4.75 V – 9 V		0.5 0.6	1.0 1.0		0.4 0.6	2.0 1.0	%/V %/V
Fastest ON-OFF Cycling Rate			$f_o/20$			$f_o/20$		
Output Leakage Current	$V_B = 15\text{ V}$		0.01	25		0.01	25	$\mu\text{A}$
Output Saturation Voltage	$e_i = 25\text{ mV}$ , $I_B = 30\text{ mA}$ $e_i = 25\text{ mV}$ , $I_B = 100\text{ mA}$		0.2 0.6	0.4 1.0		0.2 0.6	0.4 1.0	V
Output Fall Time			30			30		ns
Output Rise Time			150			150		ns

- (1) The maximum junction temperature of the LM567 and LM567C is  $150^\circ\text{C}$ . For operating at elevated temperatures, devices in the DIP package must be derated based on a thermal resistance of  $110^\circ\text{C/W}$ , junction to ambient. For the SOIC package, the device must be derated based on a thermal resistance of  $160^\circ\text{C/W}$ , junction to ambient.

## 7.5 Typical Characteristics




Figure 7-1. Typical Frequency Drift




Figure 7-2. Typical Bandwidth Variation




Figure 7-3. Typical Frequency Drift




Figure 7-4. Typical Frequency Drift




Figure 7-5. Bandwidth vs Input Signal Amplitude




Figure 7-6. Largest Detection Bandwidth

### 7.5 Typical Characteristics (continued)




Figure 7-7. Detection Bandwidth as a Function of  $C_2$  and  $C_3$




Figure 7-8. Typical Supply Current vs Supply Voltage




Figure 7-9. Greatest Number of Cycles Before Output




Figure 7-10. Typical Output Voltage vs Temperature

## 8 Parameter Measurement Information


All parameters are measured according to the conditions described in the [Specifications](#) section.

## 9 Detailed Description

### 9.1 Overview

The LM567C is a general purpose tone decoder. The circuit consists of I and Q detectors driven by a voltage controlled oscillator which determines the center frequency of the decoder. This device is designed to provide a transistor switch to ground output when the input signal frequency matches the center frequency pass band. Center frequency is set by an external timing circuit composed by a capacitor and a resistor. Bandwidth and output delay are set by external capacitors.

### 9.2 Functional Block Diagram





## 9.3 Feature Description

### 9.3.1 Center Frequency

The center frequency of the LM567 tone decoder is equal to the free running frequency of the voltage controlled oscillator. In order to set this frequency, external components should be placed externally. The component values are given by:

$$f_o \approx 1 / (1.1 \times R_1 \times C_1) \quad (1)$$

where

- $R_1$  = Timing Resistor
- $C_1$  = Timing Capacitor

### 9.3.2 Output Filter

To eliminate undesired signals that could trigger the output stage, a post detection filter is featured in the LM567C. This filter consists of an internal resistor (4.7K-Ω) and an external capacitor. Although typically external capacitor value is not critical, it is recommended to be at least twice the value of the loop filter capacitor. If the output filter capacitor value is too large, the turn-on and turn off-time of the output will present a delay until the voltage across this capacitor reaches the threshold level.


### 9.3.3 Loop Filter

The phase locked loop (PLL) included in the LM567 has a pin for connecting the low pass loop filter capacitor. The selection of the capacitor for the filter depends on the desired bandwidth. The device bandwidth selection is different according to the input voltage level. Refer to the [Operation With  \$V\_i < 200m - V\_{RMS}\$](#)  section and the [Operation With  \$V\_i > 200m - V\_{RMS}\$](#)  section for more information about the loop filter capacitor selection.

### 9.3.4 Logic Output

The LM567 is designed to provide a transistor switch to ground output when the input signal frequency matches the center frequency pass band. The logic output is an open collector power transistor that requires an external load resistor that is used to regulate the output current level.

### 9.3.5 Die Characteristics



**Figure 9-1. Die Layout (C - Step)**

**Table 9-1. Die and Wafer Characteristics**

Fabrication Attributes		General Die Information	
Physical Die Identification	LM567C	Bond Pad Opening Size (min)	91µm x 91µm
Die Step	C	Bond Pad Metalization	0.5% COPPER_BAL. ALUMINUM
<b>Physical Attributes</b>		Passivation	VOM NITRIDE
Wafer Diameter	150mm	Back Side Metal	BARE BACK
Dise Size (Drawn)	1600µm x 1626µm 63.0mils x 64.0mils	Back Side Connection	Floating
Thickness	406µm Nominal		
Min Pitch	198µm Nominal		
<b>Special Assembly Requirements:</b>			
<b>Note: Actual die size is rounded to the nearest micron.</b>			

Die Bond Pad Coordinate Locations (C - Step)						
(Referenced to die center, coordinates in µm) NC = No Connection, N.U. = Not Used						
SIGNAL NAME	PAD# NUMBER	X/Y COORDINATES		PAD SIZE		
		X	Y	X		Y
OUTPUT FILTER	1	-673	686	91	x	91
LOOP FILTER	2	-673	-419	91	x	91
INPUT	3	-673	-686	91	x	91
V+	4	-356	-686	91	x	91
TIMING RES	5	673	-122	91	x	91
TIMING CAP	6	673	76	91	x	91
GND	7	178	686	117	x	91
OUTPUT	8	-318	679	117	x	104

## 9.4 Device Functional Modes

### 9.4.1 Operation With $V_i < 200\text{m} - V_{\text{RMS}}$

When the input signal is below a threshold voltage, typically 200m-VRMS, the bandwidth of the detection band should be calculated [Equation 2](#).

$$\text{BW} = 1070 \sqrt{\frac{V_i}{f_o C_2}} \text{ in } \% \text{ of } f_o$$

where

- $V_i$  = Input voltage (volts rms),  $V_i \leq 200\text{mV}$
- $C_2$  = Capacitance at Pin 2(µF)

### 9.4.2 Operation With $V_i > 200m - V_{RMS}$

For input voltages greater than 200m-VRMS, the bandwidth depends directly from the loop filter capacitance and free running frequency product. Bandwidth is represented as a percentage of the free running frequency, and according to the product of  $f_0 \cdot C_2$ , it can have a variation from 2 to 14%. Table 9-2 shows the approximate values for bandwidth in function of the product result.

**Table 9-2. Detection Bandwidth in Function of  $f_0 \times C_2$**

$f_0 \times C_2$ (kHz $\mu$ F)	Bandwidth (% of $f_0$ )
62	2
16	4
7.3	6
4.1	8
2.6	10
1.8	12
1.3	14
< 1.3	14

## 10 Application and Implementation

### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 10.1 Application Information

The LM567 tone decoder is a device capable of detecting if an input signal is inside a selectable range of detection. The device has an open collector transistor output, so an external resistor is required to achieve proper logic levels. When the input signal is inside the detection band, the device output will go to a LOW state. The internal VCO free running frequency establishes the detection band central frequency. An external RC filter is required to set this frequency. The bandwidth in which the device will detect the desired frequency depends on the capacitance of loop filter terminal. Typically a 1µF capacitor is connected to this pin. The device detection band has a different behavior for low and high input voltage levels. Refer to the [Operation With  \$V\_i < 200m - V\_{RMS}\$](#)  section and the [Operation With  \$V\_i > 200m - V\_{RMS}\$](#)  section for more information.

### 10.2 Typical Applications

#### 10.2.1 Touch-Tone Decoder



Component values (typ) R1 6.8 to 15k R2 4.7k R3 20k C1 0.10 mfd C2 1.0 mfd 6V C3 2.2 mfd 6V C4 250 mfd 6V

**Figure 10-1. Touch-Tone Decoder**

### 10.2.1.1 Design Requirements

PARAMETERS	VALUES
Supply Voltage Range	3.5 V to 8.5 V
Input Voltage Range	20 mV <sub>RMS</sub> to VCC + 0.5
Input Frequency	1 Hz to 500 kHz
Output Current	Max. 15 mA

### 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Timing Components

To calculate the timing components for an approximated desired central detection frequency ( $f_0$ ), the timing capacitor value ( $C_1$ ) should be stated in order to calculate the timing resistor value ( $R_1$ ). Typically for most applications, a 0.1- $\mu$ F capacitor is used.

$$f_0 = 1 / (1.1 \times R_1 \times C_1) \quad (2)$$

#### 10.2.1.2.2 Bandwidth

Detection bandwidth is represented as a percentage of  $f_0$ . It can be selected based on the input voltage levels ( $V_i$ ). For  $V_i < 200$  mV<sub>RMS</sub>,

$$BW = 1070 \sqrt{\frac{V_i}{f_0 C_2}} \text{ in } \% \text{ of } f_0 \quad (3)$$


For  $V_i > 200$  mV<sub>RMS</sub>, refer to [Table 9-2](#) or [Figure 7-5](#).

#### 10.2.1.2.3 Output Filter

The output filter selection is made considering the capacitor value to be at least twice the Loop filter capacitor.


$$C_3 \geq 2C_2 \quad (4)$$

### 10.2.1.3 Application Curve



**Figure 10-2. Frequency Detection**

## 10.2.2 Oscillator with Quadrature Output



Connect Pin 3 to 2.8V to Invert Output

**Figure 10-3. Oscillator with Quadrature Output**


### 10.2.2.1 Design Requirements

Refer to the previous [Design Requirements](#) section.

### 10.2.2.2 Detailed Design Procedure

Refer to the previous [Detailed Design Procedure](#) section.

### 10.2.2.3 Application Curve



**Figure 10-4. Quadrature Output**

### 10.2.3 Oscillator with Double Frequency Output




Figure 10-5. Oscillator with Double Frequency Output

#### 10.2.3.1 Design Requirements

Refer to the previous [Design Requirements](#) section.

#### 10.2.3.2 Detailed Design Procedure

Refer to the previous [Detailed Design Procedure](#) section.

#### 10.2.3.3 Application Curve




Figure 10-6. Double Frequency Output

## 10.2.4 Precision Oscillator Drive 100-mA Loads




Figure 10-7. Precision Oscillator Drive 100-mA Loads

### 10.2.4.1 Design Requirements

Refer to the previous [Design Requirements](#) section.

### 10.2.4.2 Detailed Design Procedure

Refer to the previous [Detailed Design Procedure](#) section.

### 10.2.4.3 Application Curve





Figure 10-8. Output for 100-mA Load



## 10.2.5 AC Test Circuit



$$f_i = 100 \text{ kHz} + 5 \text{ V}$$

**\*Note:** Adjust for  $f_o = 100 \text{ kHz}$ .

### 10.2.5.1 Design Requirements

Refer to the previous [Design Requirements](#) section.

### 10.2.5.2 Detailed Design Procedure

Refer to the previous [Detailed Design Procedure](#) section.

### 10.2.5.3 Application Curve

Refer to the previous [Application Curve](#) section.

## 11 Power Supply Recommendations

The LM567C is designed to operate with a power supply up to 9 V. It is recommended to have a well regulated power supply. As the operating frequency of the device could be very high for some applications, the decoupling of power supply becomes critical, so is required to place a proper decoupling capacitor as close as possible to VCC pin.

## 12 Layout

### 12.1 Layout Guidelines

The VCC pin of the LM567 should be decoupled to ground plane as the device can work with high switching speeds. The decoupling capacitor should be placed as close as possible to the device. Traces length for the timing and external filter components should be kept at minimum in order to avoid any possible interference from other close traces.

### 12.2 Layout Example




Figure 12-1. LM567 Layout Example

## 13 Device and Documentation Support

### 13.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 13.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM567CM/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 567CM	
LM567CMX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	0 to 70	LM 567CM	
LM567CN/NOPB	ACTIVE	PDIP	P	8	40	RoHS & Green	NIPDAU	Level-1-NA-UNLIM	0 to 70	LM 567CN	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM567CMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM567CMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
LM567CM/NOPB	D	SOIC	8	95	495	8	4064	3.05
LM567CN/NOPB	P	PDIP	8	40	502	14	11938	4.32





# D0008A

# PACKAGE OUTLINE

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
 EXPOSED METAL SHOWN  
 SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated