








LMZ10501 SNVS677H - MAY 2011 - REVISED OCTOBER 2023

# LMZ10501 1-A Nano Module With 5.5-V Maximum Input Voltage

#### 1 Features

- Output current up to 1 A
- 2.7-V to 5.5-V input voltage range
- 0.6-V to 3.6-V output voltage range
- Efficiency up to 95%
- Integrated inductor
- 8-pin microSiP footprint
- -40°C to 125°C junction temperature range
- Adjustable output voltage
- 2-MHz fixed PWM switching frequency
- Integrated compensation
- Soft-start function
- Current limit protection
- Thermal shutdown protection
- Input voltage UVLO for power-up, power-down, and brownout conditions
- Only 5 external components resistor divider and 3 ceramic capacitors
- Small design size
- Low output voltage ripple
- Easy component selection and simple PCB layout
- High efficiency reduces system heat generation
- Create a custom design using the LMZ10501 with the WEBENCH® Power Designer



Typical Efficiency at V<sub>IN</sub> = 3.6 V

## 2 Applications

- Point of load conversions from 3.3-V and 5-V rails
- Space constrained applications
- Low output noise applications


# 3 Description

The LMZ10501 nano module is an easy-to-use stepdown DC-DC design capable of driving up to 1-A load in space-constrained applications. Only an input capacitor, an output capacitor, a small V<sub>CON</sub> filter capacitor, and two resistors are required for basic operation. The nano module comes in an 8pin µSIP footprint package with an inductor. Internal current limit based soft-start function, current overload protection, and thermal shutdown are also provided.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
LMZ10501	SIL (µSIP, 8)	3.00 mm × 2.60 mm

- For all available packages, see the orderable addendum at the end of the data sheet
- The package size (length × width) is a nominal value and includes pins, where applicable.



Radiated EMI (CISPR22)  $V_{IN} = 5 \text{ V}$ ,  $V_{OUT} = 1.8 \text{ V}$ ,  $I_{OUT}$ = 1 A



# **Table of Contents**

1 Features	1	7.4 Device Functional Modes	11	
2 Applications	1	8 Application and Implementation	13	
3 Description	1	8.1 Application Information		
4 Revision History		8.2 Typical Application		
5 Pin Configuration and Functions	3	8.3 Power Supply Recommendations		
6 Specifications		8.4 Layout		
6.1 Absolute Maximum Ratings		9 Device and Documentation Support		
6.2 ESD Ratings		9.1 Device Support		
6.3 Recommended Operating Conditions	4	9.2 Documentation Support		
6.4 Thermal Information		9.3 Receiving Notification of Documentation		
6.5 Electrical Characteristics		9.4 Support Resources		
6.6 System Characteristics	5	9.5 Trademarks		
6.7 Typical Characteristics		9.6 Electrostatic Discharge Caution		
7 Detailed Description		9.7 Glossary		
7.1 Overview		10 Mechanical, Packaging, and Orderable		
7.2 Functional Block Diagram		Information		
4 Revision History NOTE: Page numbers for previous revisions	may differ f	rom page numbers in the current version.		
NOTE: Page numbers for previous revisions	<u>-</u>	. •	Page	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F	Revision H (	(October 2023)		
Revision History  OTE: Page numbers for previous revisions may differ from page numbers in the current version.  nanges from Revision G (July 2018) to Revision H (October 2023)  Updated the numbering format for tables, figures, and cross-references throughout the document  Updated trademark information				
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information	Revision H (	(October 2023) d cross-references throughout the documer	nt	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables Updated trademark information  Changes from Revision F (November 201	Revision H ( , figures, and 4) to Revisi	(October 2023) d cross-references throughout the document of G (July 2018)	nt	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO	Revision H ( , figures, and 4) to Revisi	(October 2023) d cross-references throughout the document	Page	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO	Revision H ( , figures, and  4) to Revisitor icon for 1	(October 2023) d cross-references throughout the document on G (July 2018)	Page1	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO  Added links for Webench and top navigar  Move storage temperature spec to Abs N	Apply to Revision for The Apply to Revision for The Apply table	(October 2023) d cross-references throughout the document on G (July 2018)  I reference design	Page1	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO  Added links for Webench and top navigation  Move storage temperature spec to Abs N  Changed "Handling" to "ESD" Ratings	Revision H ( , figures, and  4) to Revisi  tor icon for T	(October 2023)  d cross-references throughout the document  on G (July 2018)	Page1 4	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO	Revision H ( , figures, and 4) to Revisi tor icon for 1 fax table	(October 2023) d cross-references throughout the document on G (July 2018)  I reference design	Page11111	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO	Revision H ( , figures, and 4) to Revisi tor icon for 1 fax table	(October 2023)  d cross-references throughout the document  on G (July 2018)	Page11111	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables Updated trademark information  Changes from Revision F (November 201  Editorial rebranding for SEO	Apply to Revision for The Apply to Revision for The Apply table	(October 2023) d cross-references throughout the document on G (July 2018)  If reference design	Page11111	
NOTE: Page numbers for previous revisions  Changes from Revision G (July 2018) to F  Updated the numbering format for tables  Updated trademark information	Application (Application)  Revision (Application)  Application (Application)  Application (Application)  Application (Application)  Beginning  The Revision (Application)  The Revision (Application)	(October 2023) d cross-references throughout the document on G (July 2018)  If reference design	Page11111	

Submit Document Feedback



# **5 Pin Configuration and Functions**




Figure 5-1. SIL Package, 8-Pin µSIP

**Table 5-1. Pin Functions** 

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.	ITPE\'	DESCRIPTION
EN	1	I	Enable Input. Set this digital input higher than 1.2 V for normal operation. For shutdown, set low. Pin is internally pulled up to VIN and can be left floating for always-on operation.
VCON	2	I	Output voltage control pin. Connect to analog voltage from resisitve divider or DAC/controller to set the VOUT voltage. $V_{OUT}$ = 2.5 x $V_{CON}$ . Connect a small (470pF) capacitor from this pin to SGND to provide noise filtering.
FB	3	I	Feedback of the error amplifier. Connect directly to output capacitor to sense V <sub>OUT</sub> .
SGND	4	I	Ground for analog and control circuitry. Connect to PGND at a single point.
VOUT	5	0	Output Voltage. Connected to one terminal of the integrated inductor. Connect output filter capacitor between VOUT and PGND.
PGND	6	I	Power ground for the power MOSFETs and gate-drive circuitry.
VIN	7	I	Voltage supply input. Connect ceramic capacitor between VIN and PGND as close as possible to these two pins. Typical capacitor values are between 4.7 μF and 22 μF.
VREF	8	0	2.35-V voltage reference output. Typically connected to VCON pin through a resistive divider to set the output voltage.
PAD		I	The center pad underneath the SIL0008A package is internally tied to SGND. Connect this pad to the ground plane for improved thermal performance.

<sup>(1)</sup> I = input, O = output



## **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1) (3) (2)

	MIN	MAX	UNIT
VIN, VREF to SGND	-0.2	+6.0	V
PGND to SGND	-0.2	+0.2	V
EN, FB, VCON	(SGND -0.2)	(VIN +0.2) w/6 max	V
VOUT	(PGND -0.2)	(VIN +0.2) w/6 max	V
Junction temperature (T <sub>J-MAX</sub> )	-40	125	°C
Maximum lead temperature		260	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Section 6.3*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Absolute Maximum Ratings are limits beyond which damage to the device can occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For the Electrical Characteristics table for specifications and test conditions.
- (3) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage	2.7	5.5	V
Recommended load current	0	1000	mA
Junction temperature, T <sub>J</sub>	-40	125	°C

#### 6.4 Thermal Information

		LMZ10501		
	THERMAL METRIC(1)	SIL (µSIP)	UNIT	
			8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	SIL0008G Package	45.8	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	25	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	9.2	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	1.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter		9.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance		25	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

www.ti.com

Junction-to-ambient thermal resistance (R<sub>8,IA</sub>) is based on 4-layer board thermal measurements, performed under the conditions and guidelines set forth in the JEDEC standards JESD51-1 to JESD51-11. R<sub>0JA</sub> varies with PCB copper area, power dissipation, and

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted). Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN}$  = 3.6  $V, V_{FN} = 1.2 V.$  (1)

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
SYSTEM PARAM	METERS		<u> </u>	<u> </u>		
V <sub>REF</sub> × GAIN	Reference voltage × VCON to FB bain	V <sub>IN</sub> = V <sub>EN</sub> = 5.5V, V <sub>CON</sub> = 1.44V	5.7575	5.875	5.9925	V
GAIN	VCON to FB Gain	V <sub>IN</sub> = 5.5V, V <sub>CON</sub> = 1.44V	2.4375	2.5	2.5750	V/V
VIN <sub>UVLO</sub>	VIN rising threshold		2.24	2.41	2.64	V
VIN <sub>UVLO HYST</sub>	VIN UVLO hysteresis		120	165	200	mV
I <sub>SHDN</sub>	Shutdown supply current	$V_{IN} = 3.6V, V_{EN} = 0.5V^{(3)}$		11	18	μA
Iq	DC bias current into VIN	V <sub>IN</sub> = 5.5V, V <sub>CON</sub> = 1.6V, I <sub>OUT</sub> = 0A		6.5	9.5	mA
R <sub>DROPOUT</sub>	V <sub>IN</sub> to V <sub>OUT</sub> resistance	I <sub>OUT</sub> = 200 mA		305	575	mΩ
I <sub>LIM</sub>	DC output current limit	V <sub>CON</sub> = 1.72V <sup>(4)</sup>	1025	1350		mA
Fosc	Internal oscillator frequency		1.75	2.0	2.25	MHz
V <sub>IH,ENABLE</sub>	Enable logic HIGH voltage		1.2			V
V <sub>IL,ENABLE</sub>	Enable logic LOW voltage				0.5	V
T <sub>SD</sub>	Thermal shutdown	Rising Threshold		150		°C
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis			20		°C
D <sub>MAX</sub>	Maximum duty cycle			100%		
T <sub>ON-MIN</sub>	Minimum on-time			50		ns
		20mm x 20mm board 2 layers, 2 oz copper, 0.5W, no airlow		77		
$ heta_{JA}$	SIL0008A Package Thermal Resistance	15mm x 15mm board 2 layers, 2 oz copper, 0.5W, no airlow		88		°C/W
		10mm x 10mm board 2 layers, 2 oz copper, 0.5W, no airlow		107	_	

<sup>(1)</sup> Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate the Average Outgoing Quality Level (AOQL).

### 6.6 System Characteristics

The following specifications are specified by design providing the component values in Figure 8-1 are used (C<sub>IN</sub> = C<sub>OUT</sub> = 10 μF, 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not specified by production testing. Unless otherwise stated the following conditions apply:  $T_A = 25$ °C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ΔV <sub>OUT</sub> / V <sub>OUT</sub>	Output voltage regulation over line voltage and load current	$V_{OUT} = 0.6 \text{ V}$ $\Delta V_{IN} = 2.7 \text{ V to } 4.2 \text{ V}$ $\Delta I_{OUT} = 0 \text{A to } 1 \text{A}$		±1.75%		
ΔV <sub>OUT</sub> / V <sub>OUT</sub>	Output voltage regulation over line voltage and load current	$V_{OUT}$ = 1.5 V $\Delta V_{IN}$ = 2.7 V to 5.5 V $\Delta I_{OUT}$ = 0A to 1A		±0.92%		

Typical numbers are at 25°C and represent the most likely parametric norm.

Shutdown current includes leakage current of the high side PFET. (3)

Current limit is built-in, fixed, and not adjustable.



## **6.6 System Characteristics (continued)**

The following specifications are specified by design providing the component values in Figure 8-1 are used ( $C_{IN} = C_{OUT} = 10 \mu F$ , 6.3 V, 0603, TDK C1608X5R0J106K). These parameters are not specified by production testing. Unless otherwise stated the following conditions apply:  $T_A = 25^{\circ}C$ .

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
ΔV <sub>OUT</sub> / V <sub>OUT</sub>	Output voltage regulation over line voltage and load current	$V_{OUT}$ = 3.6 V $\Delta V_{IN}$ = 4.0 V to 5.5 V $\Delta I_{OUT}$ = 0A to 1A	±0.38%		
VREF T <sub>RISE</sub>	Rise time of reference voltage	EN = Low to High, V <sub>IN</sub> = 4.2 V V <sub>OUT</sub> = 2.7 V, I <sub>OUT</sub> = 1A	10		μs
n	Peak efficiency	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 3.3 V I <sub>OUT</sub> = 200 mA	95%		
η	Full load efficiency	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 3.6 V I <sub>OUT</sub> = 1000 mA	91%		
V <sub>OUT</sub> Ripple	Output voltage ripple	V <sub>IN</sub> = 5.0 V, V <sub>OUT</sub> = 1.8 V I <sub>OUT</sub> = 1000 mA	10		mV pk-pk
Line Transient	Line transient response	VIN = 2.7 V to 5.5 V, $T_R = T_F = 10 \mu s$ , VOUT = 1.8 V, $I_{OUT} = 1000 \text{ mA}$	30		mV pk-pk
Load Transient	Load transient response	$VIN = 5.0 V$ $T_R = T_F = 40 \mu s$ , $V_{OUT} = 1.8 V$ $I_{OUT} = 100 \text{ mA to } 1000 \text{ mA}$	30		mV pk-pk

Product Folder Links: LMZ10501


Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



## **6.7 Typical Characteristics**

Unless otherwise specified the following conditions apply:  $V_{IN} = 3.6 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 





# **6.7 Typical Characteristics (continued)**

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 3.6 V,  $T_A$  = 25°C




Figure 6-7. Conducted EMI  $V_{IN}$  = 5.0 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 1-A Default Evaluation Board BOM with Additional 2.2- $\mu$ h 1- $\mu$ f LC Input Filter




Figure 6-8. Startup

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




## 7 Detailed Description

### 7.1 Overview

The LMZ10501 SIMPLE SWITCHER® power converter nano module is an easy-to-use step-down DC-DC solution capable of driving up to 1A load in space-constrained applications. Only an input capacitor, an output capacitor, a small  $V_{CON}$  filter capacitor, and two resistors are required for basic operation. The nano module comes in 8-pin LLP footprint package with an integrated inductor. The LMZ10501 operates in fixed 2.0-MHz PWM (Pulse Width Modulation) mode, and is designed to deliver power at maximum efficiency. The output voltage is typically set by using a resistive divider between the built-in reference voltage  $V_{REF}$  and the control pin  $V_{CON}$ . The  $V_{CON}$  pin is the positive input to the error amplifier. The output voltage of the LMZ10501 can also be dynamically adjusted between 0.6 V and 3.6 V by driving the  $V_{CON}$  pin externally. Internal current limit based soft-start function, current overload protection, and thermal shutdown are also provided.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Current Limit

The LMZ10501 current limit feature protects the module during an overload condition. The circuit employs positive peak current limit in the PFET and negative peak current limit in the NFET switch. The positive peak current through the PFET is limited to 1.7A (typ.). When the current reaches this limit threshold the PFET switch is immediately turned off until the next switching cycle. This behavior continues on a cycle-by-cycle basis until the overload condition is removed from the output. The typical negative peak current limit through the NFET switch is -0.6A (typ.).

The ripple of the inductor current depends on the input and output voltages. This means that the DC level of the output current when the peak current limiting occurs will also vary over the line voltage and the output voltage level. Refer to the DC Output Current Limit plots in the *Typical Characteristics* section for more information.

#### 7.3.2 Startup Behavior and Soft Start

The LMZ10501 features a current limit based soft start circuit in order to prevent large in-rush current and output overshoot as  $V_{OUT}$  is ramping up. This is achieved by gradually increasing the PFET current limit threshold

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

to the final operating value as the output voltage ramps during startup. The maximum allowed current in the inductor is stepped up in a staircase profile for a fixed number of switching periods in each step. Additionally, the switching frequency in the first step is set at 450 kHz and is then increased for each of the following steps until it reaches 2MHz at the final step of current limiting. This current limiting behavior is illustrated in Figure 7-1 and allows for a smooth  $V_{\text{OUT}}$  ramp up.




Figure 7-1. Startup Behavior of Current Limit Based Softstart.

The soft start rate is also limited by the  $V_{CON}$  ramp up rate. The  $V_{CON}$  pin is discharged internally through a pull down device before startup occurs. This is done to deplete any residual charge on the  $V_{CON}$  filter capacitor and allow the  $V_{CON}$  voltage to ramp up from 0V when the part is started. The events that cause  $V_{CON}$  discharge are thermal shutdown, UVLO, EN low, or output short circuit detection. The minimum recommended capacitance on  $V_{CON}$  is 220pF and the maximum is 1nF. The duration of startup current limiting sequence takes approximately 75µs. After the sequence is completed, the feedback voltage is monitored for output short circuit events.

## 7.3.3 Output Short Circuit Protection

In addition to cycle by cycle current limit, the LMZ10501 features a second level of short circuit protection. If the load pulls the output voltage down and the feedback voltage falls to 0.375 V, the output short circuit protection will engage. In this mode the internal PFET switch is turned OFF after the current limit comparator trips and the beginning of the next cycle is inhibited for approximately 230µs. This forces the inductor current to ramp down and limits excessive current draw from the input supply when the output of the regulator is shorted. The synchronous rectifier is always OFF in this mode. After 230 µs of non-switching a new startup sequence is initiated. During this new startup sequence the current limit is gradually stepped up to the nominal value as illustrated in the Section 7.3.2 section. After the startup sequence is completed again, the feedback voltage is monitored for output short circuit. If the short circuit is still persistent after the new startup sequence, switching will be stopped again and there will be another 230-µs off period. A persistent output short condition results in a hiccup behavior where the LMZ10501 goes through the normal startup sequence, then detects the output short at the end of startup, terminates switching for 230µs, and repeats this cycle until the output short is released. This behavior is illustrated in Figure 7-2.




Figure 7-2. Hiccup Behavior with Persistent Output Short Circuit.

Because the output current is limited during normal startup by the softstart function, the current charging the output capacitor is also limited. This results in a smooth  $V_{\text{OUT}}$  ramp up to nominal voltage. However, using

excessively large output capacitance or  $V_{\rm CON}$  capacitance under normal conditions can prevent the output voltage from reaching 0.375 V at the end of the startup sequence. In such cases the module will maintain the described above hiccup mode and the output voltage will not ramp up to final value. To cause this condition, one can have to use unnecessarily large output capacitance for 1A load applications. See the *Section 8.2.2.5* section for guidance on maximum capacitances for different output voltage settings.

#### 7.3.4 Thermal Overload Protection

The junction temperature of the LMZ10501 must not be allowed to exceed its maximum operating rating of  $125^{\circ}$ C. Thermal protection is implemented by an internal thermal shutdown circuit which activates at  $150^{\circ}$ C (typ). When this temperature is reached, the device enters a low power standby state. In this state switching remains off causing the output voltage to fall. Also, the  $V_{CON}$  capacitor is discharged to SGND. When the junction temperature falls back below  $130^{\circ}$ C (typ) normal startup occurs and  $V_{OUT}$  rises smoothly from 0V. Applications requiring maximum output current can require derating at elevated ambient temperature. See the *Section 6.7* section for thermal derating plots for various output voltages.

#### 7.4 Device Functional Modes

#### 7.4.1 Circuit Operation

The LMZ10501 is a synchronous Buck power module using a PFET for the high side switch and an NFET for the synchronous rectifier switch. The output voltage is regulated by modulating the PFET switch on-time. The circuit generates a duty-cycle modulated rectangular signal. The rectangular signal is averaged using a low pass filter formed by the integrated inductor and an output capacitor. The output voltage is equal to the average of the duty-cycle modulated rectangular signal. In PWM mode, the switching frequency is constant. The energy per cycle to the load is controlled by modulating the PFET on-time, which controls the peak inductor current. In current mode control architecture, the inductor current is compared with the slope compensated output of the error amplifier. At the rising edge of the clock, the PFET is turned ON, ramping up the inductor current with a slope of (V<sub>IN</sub> - V<sub>OUT</sub>)/L. The PFET is ON until the current signal equals the error signal. Then the PFET is turned OFF and NFET is turned ON, ramping down the inductor current with a slope of V<sub>OUT</sub> /L. At the next rising edge of the clock, the cycle repeats. An increase of load pulls the output voltage down, resulting in an increase of the error signal. As the error signal goes up, the peak inductor current is increased, elevating the average inductor current and responding to the heavier load. To specify stability, a slope compensation ramp is subtracted from the error signal and internal loop compensation is provided.

## 7.4.2 Input Under Voltage Detection

The LMZ10501 implements an under voltage lock out (UVLO) circuit to specify proper operation during startup, shutdown and input supply brownout conditions. The circuit monitors the voltage at the  $V_{IN}$  pin to specify that sufficient voltage is present to bias the regulator. If the under voltage threshold is not met, all functions of the controller are disabled and the controller remains in a low power standby state.

### 7.4.3 Shutdown Mode

To shutdown the LMZ10501, pull the EN pin low (< 0.5 V). In the shutdown mode all internal circuits are turned OFF.

#### 7.4.4 EN Pin Operation

The EN pin is internally pulled up to  $V_{IN}$  through a 790-k $\Omega$  (typical) resistor. This allows the nano module to be enabled by default when the EN pin is left floating. In such cases  $V_{IN}$  will set EN high when  $V_{IN}$  reaches 1.2 V. As the input voltage continues to rise, operation will start after  $V_{IN}$  exceeds the under-voltage lockout (UVLO) threshold. To set EN high externally, pull it up to 1.2 V or higher. Note that the voltage on EN must remain at less than VIN+ 0.2 V due to absolute maximum ratings of the device.

#### 7.4.5 Internal Synchronous Rectification

The LMZ10501 uses an internal NFET as a synchronous rectifier to minimize the switch voltage drop and increase efficiency. The NFET is designed to conduct through its intrinsic body diode during the built-in dead time between the PFET on-time and the NFET on-time. This eliminates the need for an external diode. The

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

dead time between the PFET and NFET connection prevents shoot through current from  $V_{\text{IN}}$  to PGND during the switching transitions.

#### 7.4.6 High Duty Cycle Operation

The LMZ10501 features a transition mode designed to extend the output regulation range to the minimum possible input voltage. As the input voltage decreases closer and closer to  $V_{OUT}$ , the off-time of the PFET gets smaller and smaller and the duty cycle eventually must reach 100% to support the output voltage. The input voltage at which the duty cycle reaches 100% is the edge of regulation. When the LMZ10501 input voltage is lowered, such that the off-time of the PFET reduces to less than 35ns, the LMZ10501 doubles the switching period to extend the off-time for that  $V_{IN}$  and maintain regulation. If  $V_{IN}$  is lowered even more, the off-time of the PFET will reach the 35ns mark again. The LMZ10501 will then reduce the frequency again, achieving less than 100% duty cycle operation and maintaining regulation. As  $V_{IN}$  is lowered even more, the LMZ10501 will continue to scale down the frequency, aiming to maintain at least 35ns off time. Eventually, as the input voltage decreases further, 100% duty cycle is reached. This behavior of extending the  $V_{IN}$  regulation range is illustrated in Figure 7-3.




Figure 7-3. High Duty Cycle Operation and Switching Frequency Reduction

Product Folder Links: *LMZ10501* 

Copyright © 2023 Texas Instruments Incorporated



# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

This section describes a simple design procedure. Alternatively, WEBENCH® can be used to create and simulate a design using the LMZ10501. The WEBENCH® tool can be accessed from the LMZ10501 product folder at <a href="http://www.ti.com/product/lmz10501">http://www.ti.com/product/lmz10501</a>. For designs with typical output voltages (1.2 V, 1.8 V, 2.5 V, 3.3 V), jump to the *Application Curves* section for quick reference designs.

## 8.2 Typical Application




Figure 8-1. Typical Application Circuit

### 8.2.1 Design Requirements

The detailed design procedure is based on the required input and output voltage specifications for the design. The input voltage range of the LMZ10501 is 2.7V to 5.5V. The output voltage range is 0.6V to 3.6V. The output current capability is 1A.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ10501 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

## 8.2.2.2 Setting The Output Voltage

The LMZ10501 provides a fixed 2.35-V V<sub>REF</sub> voltage output. As shown in Figure 8-1 above, a resistive divider formed by R<sub>T</sub> and R<sub>B</sub> sets the V<sub>CON</sub> pin voltage level. The V<sub>OUT</sub> voltage tracks V<sub>CON</sub> and is governed by the following relationship:

$$V_{OUT} = GAIN \times V_{CON}$$
 (1)

where GAIN is 2.5 V/V from  $V_{CON}$  to  $V_{FB}$ 

This equation is valid for output voltages between 0.6 V and 3.6 V and corresponds to V<sub>CON</sub> voltage between 0.24 V and 1.44 V, respectively.

#### 8.2.2.2.1 R<sub>T</sub> And R<sub>B</sub> Selection For Fixed V<sub>OUT</sub>

The parameters affecting the output voltage setting are the  $R_T$ ,  $R_B$ , and the product of the  $V_{REF}$  voltage × GAIN. The V<sub>REF</sub> voltage is typically 2.35V. Because V<sub>CON</sub> is derived from V<sub>REF</sub> through R<sub>T</sub> and R<sub>B</sub>,

$$V_{CON} = V_{REF} \times R_B / (R_B + R_T) \tag{2}$$

After substitution.

$$V_{OUT} = V_{REF} \times GAIN \times R_B / (R_B + R_T)$$
(3)

$$R_{T} = (GAIN \times V_{REF} / V_{OUT} - 1) \times R_{B}$$
(4)

The ideal product of GAIN  $\times$  V<sub>RFF</sub> = 5.875 V.

Choose  $R_T$  to be between  $80k\Omega$  and  $300k\Omega$ . Then,  $R_B$  can be calculated using Equation 5 below.

$$R_B = (V_{OUT} / (5.875 V - V_{OUT})) \times R_T$$
 (5)

Note that the resistance of  $R_T$  must be  $\geq 80k\Omega$ . This ensures that the  $V_{REF}$  output current loading is not exceeded and the reference voltage is maintained. The current loading on  $V_{RFF}$  must not be greater than 30  $\mu$ A.

## 8.2.2.2.2 Output Voltage Accuracy Optimization

Each nano module is optimized to achieve high V<sub>OUT</sub> accuracy. Equation 1 shows that, by design, the output voltage is a function of the V<sub>CON</sub> voltage and the gain from V<sub>CON</sub> to V<sub>FB</sub>. The voltage at V<sub>CON</sub> is derived from V<sub>REF</sub>. Therefore, as shown in Equation 3, the accuracy of the output voltage is a function of the V<sub>REF</sub> x GAIN product as well as the tolerance of the R<sub>T</sub> and R<sub>B</sub> resistors. The typical V<sub>REF</sub> x GAIN product by design is 5.875 V. Each nano module's  $V_{REF}$  voltage is trimmed so that this product is as close to the ideal 5.875 V value as possible, achieving high V<sub>OUT</sub> accuracy. See the Features Description section for the V<sub>REF</sub> x GAIN product tolerance limits.

#### 8.2.2.3 Dynamic Output Voltage Scaling

The V<sub>CON</sub> pin on the LMZ10501 can be driven externally by a DAC to scale the output voltage dynamically. The output voltage  $V_{OUT}$  = 2.5 V/V x  $V_{CON}$ . When driving  $V_{CON}$  with a source different than  $V_{REF}$  place a 1.5k $\Omega$ resistor in series with the V<sub>CON</sub> pin. Current limiting the external V<sub>CON</sub> helps to protect this pin and allows the V<sub>CON</sub> capacitor to be fully discharged to 0V after fault conditions.

#### 8.2.2.4 Integrated Inductor

The LMZ10501 includes an inductor with over 1.2A DC current rating and soft saturation profile for up to 2A. This inductor allows for low package height and provides an easy to use, compact solution with reduced EMI.

#### 8.2.2.5 Input And Output Capacitor Selection

The LMZ10501 is designed for use with low ESR multi-layer ceramic capacitors (MLCC) for its input and output filters. Using a 10 µF 0603 or 0805 with 6.3V or 10V rating ceramic input capacitor typically provides sufficient  $V_{IN}$  bypass. Use of multiple 4.7  $\mu F$  or 2.2  $\mu F$  capacitors can also be considered. Ceramic capacitors with X5R



and X7R temperature characteristics are recommended for both input and output filters. These provide an optimal balance between small size, cost, reliability, and performance for space sensitive applications.

The DC voltage bias characteristics of the capacitors must be considered when selecting the DC voltage rating and case size of these components. The effective capacitance of an MLCC is typically reduced by the DC voltage bias applied across its terminals. For example, a typical 0805 case size X5R 6.3 V 10  $\mu$ F ceramic capacitor can only have 4.8  $\mu$ F left in it when a 5.0-V DC bias is applied. Similarly, a typical 0603 case size X5R 6.3V 10  $\mu$ F ceramic capacitor can only have 2.4  $\mu$ F at the same 5.0V DC. Smaller case size capacitors can have even larger percentage drop in value with DC bias.

The optimum output capacitance value is application dependent. Too small output capacitance can lead to instability due to lower loop phase margin. On the other hand, if the output capacitor is too large, it can prevent the output voltage from reaching the 0.375 V required voltage level at the end of the startup sequence. In such cases, the output short circuit protection can be engaged and the nano module will enter a hiccup mode as described in the Section 7.3.3 section. Table 8-1 sets the minimum output capacitance for stability and maximum output capacitance for proper startup for various output voltage settings. Note that the maximum  $C_{OUT}$  value in Table 8-1 assumes that the filter capacitance on  $V_{CON}$  is the maximum recommended value of 1nF and the  $R_T$  resistor value is less than  $300k\Omega$ . Lower  $V_{CON}$  capacitance can extend the maximum  $C_{OUT}$  range. There is no great performance benefit in using excessive  $C_{OUT}$  values.



**Table 8-1. Output Capacitance Range** 


OUTPUT VOLTAGE	MINIMUM C <sub>out</sub>	SUGGESTED C <sub>OUT</sub>	MAXIMUM C <sub>OUT</sub>
0.6 V	4.7 µF	10 μF	47 μF
1 V	3.3 µF	10 μF	47 µF
1.2 V	3.3 µF	10 μF	47 µF
1.8 V	3.3 µF	10 μF	68 μF
2.5 V	3.3 µF	10 μF	100 μF
3.3 V	3.3 µF	10 μF	100 μF

Use of multiple 4.7- $\mu$ F or 2.2- $\mu$ F output capacitors can be considered for reduced effective ESR and smaller output voltage ripple. In addition to the main output capacitor, small 0.1- $\mu$ F – 0.01- $\mu$ F parallel capacitors can be used to reduce high frequency noise.




## 8.2.3 Application Curves

# $8.2.3.1 V_{OUT} = 1.2 V$






## $8.2.3.2 V_{OUT} = 1.8 V$






## $8.2.3.3 V_{OUT} = 2.5 V$





## $8.2.3.4 V_{OUT} = 3.3 V$



### 8.3 Power Supply Recommendations

#### 8.3.1 Voltage Range

The voltage of the input supply must not exceed the Section 6.1 and the Section 6.3 of the LMZ10501.

## 8.3.2 Current Capability

The input supply must be able to supply the required input current to the LMZ10501 converter. The required input current depends on the application's minimum required input voltage (V<sub>IN-MIN</sub>), the required output power  $(V_{OUT} \times I_{OUT-MAX})$ , and the converter efficiency ( $\eta$ ).

$$I_{IN} = V_{OUT} \times I_{OUT-MAX} / (V_{IN-MIN} \times \eta)$$
(6)

For example, for a design with 5-V minimum input voltage, 1.8-V output, and 1-A maximum load, considering 82% conversion efficiency, the required input current at steady state is 0.439 A.

### 8.3.3 Input Connection

Long input connection cables can cause issues with the normal operation of any buck converter.

## 8.3.3.1 Voltage Drops

Using long input wires to connect the supply to the input of any converter adds impedance in series with the input supply. This impedance can cause a voltage drop at the VIN pin of the converter when the output of the converter is loaded. If the input voltage is near the minimum operating voltage, this added voltage drop can cause the converter to drop out or reset. If long wires are used during testing, it is recommended to add some bulk (i.e. electrolytic) capacitance at the input of the converter.

#### 8.3.3.2 Stability

The added inductance of long input cables together with the ceramic (and low ESR) input capacitor can result in an under damped RLC network at the input of the Buck converter. This can cause oscillations on the input and instability. If long wires are used, it is recommended to add some electrolytic capacitance in parallel with the ceramic input capacitor. The electrolytic capacitor's ESR will improve the damping.

Use an electrolytic capacitor with C<sub>ELECTROLYTIC</sub>≥ 4 × C<sub>CERAMIC</sub> and ESR<sub>ELECTROLYTIC</sub>≈ √ (L<sub>CABLE</sub> / C<sub>CERAMIC</sub>)

For example, two cables (one for VIN and one for GND), each 1 meter (~3 ft) long with ~1 mm diameter (18AWG), placed 1cm (~0.4 in) apart will form a rectangular loop resulting in about 1.2µH of inductance. The inductance in this example can be decreased to almost half if the input wires are twisted. Based on a 10µF ceramic input capacitor, the recommended parallel  $C_{\text{ELECTROLYTIC}}$  is  $\geq$  40 µF. Using a 47-µF capacitor will be sufficient. The recommended ESR<sub>ELECTROLYTIC</sub> $\approx$  0.35 $\Omega$  or larger, based on about 1.2 µH of inductance and 10 µF of ceramic input capacitance.

See application note SNVA489 for more details on input filter design.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

The board layout of any DC/DC switching converter is critical for the optimal performance of the design. Bad PCB layout design can disrupt the operation of an otherwise good schematic design. Even if the regulator still converts the voltage properly, the board layout can mean the difference between passing or failing EMI regulations. In a Buck converter, the most critical board layout path is between the input capacitor ground terminal and the synchronous rectifier ground. The loop formed by the input capacitor and the power FETs is a path for the high di/dt switching current during each switching period. This loop must always be kept as short as possible when laying out a board for any buck converter.

The LMZ10501 integrates the inductor and simplifies the DC/DC converter board layout. Refer to the example layout in Figure 8-26. There are a few basic requirements to achieve a good LMZ10501 layout.

- 1. Place the input capacitor  $C_{IN}$  as close as possible to the  $V_{IN}$  and PGND pins.  $V_{IN}$  (pin 7) and PGND (pin 6) on the LMZ10501 are next to each other which makes the input capacitor placement simple.
- 2. Place the  $V_{CON}$  filter capacitor  $C_{VC}$  and the  $R_B$   $R_T$  resistive divider as close as possible to the  $V_{CON}$  and SGND pins. The  $C_{VC}$  capacitor (not  $R_B$ ) must be the component closer to the  $V_{CON}$  pin, as shown in Figure 8-26. This allows for better bypass of the control voltage set at  $V_{CON}$ .
- 3. Run the feedback trace (from V<sub>OUT</sub> to FB) away from noise sources.
- 4. Connect SGND to a quiet GND plane.
- 5. Provide enough PCB area for proper heat sinking. Refer to the *Electrical Characteristics* table for example  $\theta_{JA}$  values for different board areas. Also, refer to AN-2020 for additional thermal design hints.

Refer to the evaluation board user's guide *LMZ10501SIL* and *LMZ10500SIL SIMPLE SWITCHER® Nano Module Evaluation Board* for a complete board layout example.



#### 8.4.2 Layout Example




Figure 8-26. Example Top Layer Board Layout

## 8.4.3 Package Considerations

Use the following recommendations when using machine placement:

- Use 1.06 mm (42mil) or smaller nozzle size. The pick up area is the top of the inductor which is 1.6 mm × 2 mm.
- Soft tip pick and place nozzle is recommended.
- Add 0.05 mm to the component thickness so that the device will be released 0.05 mm (2 mil) into the solder paste without putting pressure or splashing the solder paste.
- Slow the pick arm when picking the part from the tape and reel carrier and when depositing the IC on the board.
- If the machine releases the component by force, use minimum force or no more than 3 Newtons.

### For manual placement:

- Use a vacuum pick up hand tool with soft tip head.
- If vacuum pick up tool is not available, use non-metal tweezers and hold the part by sides.
- Use minimal force when picking and placing the module on the board.
- Using hot air station provides better temperature control and better controlled air flow than a heat gun.
- Go to the video section at www.ti.com/product/lmz10501 for a quick video on how to solder rework the LMZ10501.



# 9 Device and Documentation Support

## 9.1 Device Support

## 9.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LMZ10501 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 9.2 Documentation Support

#### 9.2.1 Related Documentation

- Texas Instruments, AN-2162 Simple Success With Conducted EMI From DC- DC Converters application report
- Texas Instruments, LMZ10501SIL and LMZ10500SIL SIMPLE SWITCHER® Nano Module Evaluation Board user's guide

## 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® and SIMPLE SWITCHER® are registered trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

#### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *LMZ10501* 

Copyright © 2023 Texas Instruments Incorporated




SIL0008A



# **MECHANICAL DATA**

## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE



1. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS IN PARENTHESIS ARE FOR REFERENCE ONLY.
2. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
3. NO JEDEC REFERENCE AS OF NOVEMBER 2012.
4. R-uSiP-N8. NOTES:






## **MECHANICAL DATA**

# SIL0008A

## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE





Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




## **MECHANICAL DATA**

# SIL0008A

## MicroSiP - 1.5mm max height

SYSTEM IN PACKAGE





**SIL0008G** 






## **PACKAGE OUTLINE**

## uSiP - 1.5mm max height

MICRO SYSTEM IN PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Pick and place nozzle Ø 1.3 mm or smaller recommended.



Product Folder Links: LMZ10501

Submit Document Feedback




## **EXAMPLE BOARD LAYOUT**

# **SIL0008G**

### uSiP - 1.5mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).






## **EXAMPLE STENCIL DESIGN**

# **SIL0008G**

uSiP - 1.5mm max height

MICRO SYSTEM IN PACKAGE



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 20-Sep-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ10501SILR	ACTIVE	uSiP	SIL	8	3000	RoHS & Green	NIAU	Level-3-260C-168 HR	-40 to 125	501 0501 9811 DG	Samples
LMZ10501SILT	ACTIVE	uSiP	SIL	8	250	RoHS & Green	NIAU	Level-3-260C-168 HR	-40 to 125	501 0501 9811 DG	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**


www.ti.com 20-Sep-2023

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMZ10501SILR	uSiP	SIL	8	3000	330.0	12.4	2.85	3.25	1.7	4.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Sep-2023



## \*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	LMZ10501SILR	uSiP	SIL	8	3000	383.0	353.0	58.0	

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated