

PIC12(L)F1571/2

8-Pin MCU with High-Precision 16-Bit PWMs

Description:

PIC12(L)F1571/2 microcontrollers combine the capabilities of 16-bit PWMs with Analog to suit a variety of applications. These devices deliver three 16-bit PWMs with independent timers for applications where high resolution is needed, such as LED lighting, stepper motors, power supplies and other general purpose applications. The core independent peripherals (16-bit PWMs, Complementary Waveform Generator), Enhanced Universal Synchronous Asynchronous Receiver Transceiver (EUSART) and Analog (ADCs, Comparator and DAC) enable closed-loop feedback and communication for use in multiple market segments. The EUSART peripheral enables the communication for applications such as LIN.

Core Features:

- C Compiler Optimized RISC Architecture
- Only 49 Instructions
- · Operating Speed:
 - DC 32 MHz clock input
 - 125 ns minimum instruction cycle
- Interrupt Capability
- 16-Level Deep Hardware Stack
- Two 8-Bit Timers
- One 16-Bit Timer
- Three Additional 16-Bit Timers available using the 16-Bit PWMs
- · Power-on Reset (POR)
- Power-up Timer (PWRT)
- Low-Power Brown-out Reset (LPBOR)
- · Programmable Watchdog Timer (WDT) up to 256s
- · Programmable Code Protection

Memory:

- · Up to 3.5 Kbytes Flash Program Memory
- · Up to 256 Bytes Data SRAM Memory
- · Direct, Indirect and Relative Addressing modes
- High-Endurance Flash Data Memory (HEF)
 - 128 bytes if nonvolatile data storage
 - 100k erase/write cycles

Operating Characteristics:

- Operating Voltage Range:
 - 1.8V to 3.6V (PIC12LF1571/2)
 - 2.3V to 5.5V (PIC12F1571/2)
- Temperature Range:
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C
- Internal Voltage Reference module
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins

eXtreme Low-Power (XLP) Features:

- Sleep mode: 20 nA @ 1.8V, Typical
- Watchdog Timer: 260 nA @ 1.8V, Typical
- Operating Current:
 - 30 μA/MHz @ 1.8V, typical

Digital Peripherals:

- 16-Bit PWM:
 - Three 16-bit PWMs with independent timers
 - Multiple Output modes (Edge-Aligned, Center-Aligned, Set and Toggle on Register Match)
 - User settings for phase, duty cycle, period, offset and polarity
 - 16-bit timer capability
 - Interrupts generated based on timer matches with Offset, Duty Cycle, Period and Phase registers
- · Complementary Waveform Generator (CWG):
 - Rising and falling edge dead-band control
 - Multiple signal sources
- Enhanced Universal Synchronous Asynchronous Receiver Transceiver (EUSART):
 - Supports LIN applications

Device I/O Port Features:

- Six I/Os
- Individually Selectable Weak Pull-ups
- Interrupt-On-Change Pins Option with Edge-Selectable Option

Analog Peripherals:

- 10-Bit Analog-to-Digital Converter (ADC):
 - Up to four external channels
 - Conversion available during Sleep
- Comparator:
 - Low-Power/High-Speed modes
 - Fixed Voltage Reference at (non)inverting input(s)
 - Comparator outputs externally accessible
 - Synchronization with Timer1 clock source
 - Software hysteresis enable
- 5-Bit Digital-to-Analog Converter (DAC):
 - 5-bit resolution, rail-to-rail
 - Positive reference selection
 - Unbuffered I/O pin output
 - Internal connections to ADCs and comparators
- · Voltage Reference:
 - Fixed voltage reference with 1.024V, 2.048V and 4.096V output levels

PIC12(L)F1571/2 FAMILY TYPES

Clocking Structure:

- Precision Internal Oscillator:
 - Factory calibrated ±1%, typical
 - Software-selectable clock speeds from 31 kHz to 32 MHz
- External Oscillator Block with:
 - Resonator modes up to 20 MHz
 - Two External Clock modes up to 32 MHz
- Fail-Safe Clock Monitor
- Digital Oscillator Input Available

FIC12(L)F13/1/2 FAMILT ITFES														
Device	Data Sheet Index	Program Memory Flash (K words)	Data SRAM (bytes)	High-Endurance Flash (bytes)	I/O Pins	8-Bit/16-Bit Timers	Comparators	16-Bit PWM	10-Bit ADC (ch)	5-Bit DAC	CWG	EUSART	Debug ⁽¹⁾	ХГР
PIC12(L)F1571	Α	1	128	128	6	2/4 ⁽²⁾	1	3	4	1	1	0	I	Y
PIC12(L)F1572	Α	2	256	128	6	2/4 ⁽²⁾	1	3	4	1	1	1	Ι	Y

Note 1: I – Debugging integrated on chip.

2: Three additional 16-bit timers available when not using the 16-bit PWM outputs.

Data Sheet Index: (Unshaded devices are described in this document.)

A DS40001723 PIC12(L)F1571/2 Data Sheet, 8-Pin Flash, 8-Bit MCU with High-Precision 16-Bit PWM.

PIN DIAGRAMS

Pin Diagram – 8-Pin PDIP, SOIC, DFN, MSOP, UDFN



TABLE 1:		1:	8-PIN	ATION	TABLE (PIC12(L)F15/1/2)				
		-							

IADLE	1. 6-PIN ALLOCATION TABLE (FICT2(L)F13/1/2)										
O/I	8-Pin PDIP/SOIC/MSOP/DFN/UDFN	ADC	Reference	Comparator	Timers	WMd	EUSART ⁽²⁾	CWG	Interrupt	Pull-up	Basic
RA0	7	AN0	DAC1OUT	C1IN+	-	PWM2	TX ⁽²⁾ CK ⁽²⁾	CWG1B	IOC	Y	ICSPDAT ICDDAT
RA1	6	AN1	VREF+	C1IN0-	_	PWM1	RX ⁽²⁾ DT ⁽²⁾	_	IOC	Y	ICSPCLK ICDCLK
RA2	5	AN2	_	C10UT	TOCKI	PWM3	—	CWG1FLT CWG1A	IOC INT	Y	—
RA3	4	_	_	_	T1G ⁽¹⁾	_	_	_	IOC	Y	MCLR VPP
RA4	3	AN3	_	C1IN1-	T1G	PWM2 ⁽¹⁾	TX ^(1,2) CK ^(1,2)	CWG1B ⁽¹⁾	IOC	Y	CLKOUT
RA5	2	_	—	_	T1CKI	PWM1 ⁽¹⁾	RX ^(1,2) DT ^(1,2)	CWG1A ⁽¹⁾	IOC	Y	CLKIN
Vdd	1	_	_	_	_	_		_	—	_	Vdd
Vss	8	_	_	_	_	_	—	—	—	—	Vss

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register. 2: PIC12(L)F1572 only.

Table of Contents

1.0	Device Overview	7
2.0	Enhanced Mid-Range CPU	13
3.0	Memory Organization	15
4.0	Device Configuration	41
5.0	Oscillator Module	47
6.0	Resets	59
7.0	Interrupts	69
8.0	Power-Down Mode (Sleep)	83
9.0	Watchdog Timer (WDT)	87
10.0	Flash Program Memory Control	91
11.0	I/O Ports	109
12.0	Interrupt-On-Change	
13.0	Fixed Voltage Reference (FVR)	123
14.0	Temperature Indicator Module	127
15.0	Analog-to-Digital Converter (ADC) Module	129
16.0	5-Bit Digital-to-Analog Converter (DAC) Module	143
17.0	Comparator Module	147
18.0	Timer0 Module	155
19.0	Timer1 Module with Gate Control	159
20.0	Timer2 Module	171
21.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	175
22.0	16-Bit Pulse-Width Modulation (PWM) Module	203
23.0	Complementary Waveform Generator (CWG) Module	231
24.0	In-Circuit Serial Programming™ (ICSP™)	243
25.0	Instruction Set Summary	245
26.0	Electrical Specifications	
27.0	DC and AC Characteristics Graphs and Charts	283
28.0	Development Support	305
29.0	Packaging Information	309
Appe	ndix A: Data Sheet Revision History	327
The I	Nicrochip Web Site	329
Custo	omer Change Notification Service	329
Custo	omer Support	329
Produ	uct Identification System	331

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

The PIC12(L)F1571/2 devices are described within this data sheet. The block diagram of these devices is shown in Figure 1-1, the available peripherals are shown in Table 1-1 and the pinout descriptions are shown in Table 1-2.

TABLE 1-1:	DEVICE PERIPHERAL
	SUMMARY

Peripheral	PIC12(L)F1571	PIC12(L)F1572	
Analog-to-Digital Converter (A	ADC)	•	•
Complementary Wave Generation (CWG)	ator	•	•
Digital-to-Analog Converter (I	DAC)	•	•
Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSAF		•	
Fixed Voltage Reference (FV	•	•	
Temperature Indicator	•	•	
Comparators			
	C1	•	•
PWM Modules			
	PWM1	•	•
	PWM2	•	•
	PWM3	•	•
Timers			
	Timer0	•	•
	Timer1	•	•
	Timer2	•	•

1.1 Register and Bit Naming Conventions

1.1.1 REGISTER NAMES

When there are multiple instances of the same peripheral in a device, the peripheral control registers will be depicted as the concatenation of a peripheral identifier, peripheral instance and control identifier. The control registers section will show just one instance of all the register names with an 'x' in the place of the peripheral instance number. This naming convention may also be applied to peripherals when there is only one instance of that peripheral in the device to maintain compatibility with other devices in the family that contain more than one.

1.1.2 BIT NAMES

There are two variants for bit names:

- Short name: Bit function abbreviation
- · Long name: Peripheral abbreviation + short name

1.1.2.1 Short Bit Names

Short bit names are an abbreviation for the bit function. For example, some peripherals are enabled with the EN bit. The bit names shown in the registers are the short name variant.

Short bit names are useful when accessing bits in C programs. The general format for accessing bits by the short name is *RegisterName*bits.*ShortName*. For example, the enable bit, EN, in the COG1CON0 register can be set in C programs with the instruction, COG1CON0bits.EN = 1.

Short names are generally not useful in assembly programs because the same name may be used by different peripherals in different bit positions. When this occurs, during the include file generation, all instances of that short bit name are appended with an underscore, plus the name of the register in which the bit resides, to avoid naming contentions.

1.1.2.2 Long Bit Names

Long bit names are constructed by adding a peripheral abbreviation prefix to the short name. The prefix is unique to the peripheral, thereby making every long bit name unique. The long bit name for the COG1 enable bit is the COG1 prefix, G1, appended with the enable bit short name, EN, resulting in the unique bit name G1EN.

Long bit names are useful in both C and assembly programs. For example, in C, the COG1CON0 enable bit can be set with the G1EN = 1 instruction. In assembly, this bit can be set with the BSF COG1CON0, G1EN instruction.

1.1.2.3 Bit Fields

Bit fields are two or more adjacent bits in the same register. Bit fields adhere only to the short bit naming convention. For example, the three Least Significant bits of the COG1CON0 register contain the mode control bits. The short name for this field is MD. There is no long bit name variant. Bit field access is only possible in C programs. The following example demonstrates a C program instruction for setting the COG1 to the Push-Pull mode:

COG1CON0bits.MD = 0x5;

Individual bits in a bit field can also be accessed with long and short bit names. Each bit is the field name appended with the number of the bit position within the field. For example, the Most Significant mode bit has the short bit name, MD2, and the long bit name is G1MD2. The following two examples demonstrate assembly program sequences for setting the COG1 to Push-Pull mode:

Example 1:

```
MOVLW ~(1<<G1MD1)
ANDWF COG1CON0,F
MOVLW 1<<G1MD2 | 1<<G1MD0
IORWF COG1CON0,F
```

Example 2:

BSF	COG1CON0,G1MD2
BCF	COG1CON0,G1MD1
BSF	COG1CON0,G1MD0

1.1.3 REGISTER AND BIT NAMING EXCEPTIONS

1.1.3.1 Status, Interrupt and Mirror Bits

Status, interrupt enables, interrupt flags and mirror bits are contained in registers that span more than one peripheral. In these cases, the bit name shown is unique so there is no prefix or short name variant.

1.1.3.2 Legacy Peripherals

There are some peripherals that do not strictly adhere to these naming conventions. Peripherals that have existed for many years and are present in almost every device are the exceptions. These exceptions were necessary to limit the adverse impact of the new conventions on legacy code. Peripherals that do adhere to the new convention will include a table in the registers section indicating the long name prefix for each peripheral instance. Peripherals that fall into the exception category will not have this table. These peripherals include, but are not limited to, the following:

- EUSART
- MSSP





TABLE 1-2: PIC12(L)F1571/2 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/C1IN+/DACOUT/	RA0			General purpose I/O.
TX ⁽²⁾ /CK ⁽²⁾ /CWG1B/PWM2/	AN0			ADC channel input.
ICSPDAT/ICDDAT	C1IN+			Comparator positive input.
	DACOUT			Digital-to-Analog Converter output.
	ТΧ	(3)	(4)	USART asynchronous transmit.
	СК	(-)	(-)	USART synchronous clock.
	CWG1B			CWG complementary output.
	PWM2			PWM output.
	ICSPDAT			ICSP™ data I/O.
	ICDDAT			In-circuit debug data.
RA1/AN1/VREF+/C1IN0-/RX ⁽²⁾ /	RA1			General purpose I/O.
DT ⁽²⁾ /PWM1/ICSPCLK/ICDCLK	AN1			ADC channel input.
	VREF+			ADC Voltage Reference input.
	C1IN0-		(4)	Comparator negative input.
	RX	(3)		USART asynchronous input.
	DT			USART synchronous data.
	PWM1			PWM output.
	ICSPCLK			ICSP programming clock.
	ICDCLK			In-circuit debug clock.
RA2/AN2/C1OUT/T0CKI/	RA2			General purpose I/O.
CWG1FLT/CWG1A/PWM3/INT	AN2			ADC channel input.
	C1OUT			Comparator output.
	T0CKI	(3)	(4)	Timer0 clock input.
	CWG1FLT		.,	Complementary Waveform Generator Fault input.
	CWG1A			CWG complementary output.
	PWM3			PWM output.
	INT			External interrupt.
RA3/VPP/T1G ⁽¹⁾ /MCLR	RA3			General purpose input with IOC and WPU.
	Vpp	(3)	(4)	Programming voltage.
	T1G	(0)	(-)	Timer1 gate input.
	MCLR			Master Clear with internal pull-up.
RA4/AN3/C1IN1-/T1G/TX ^(1,2) /	RA4			General purpose I/O.
CK ^(1,2) /CWG1B ⁽¹⁾ /PWM2 ⁽¹⁾ /	AN3			ADC channel input.
CLKOUT	C1IN1-			Comparator negative input.
	T1G	1		Timer1 gate input.
	ТХ	(3)	(4)	USART asynchronous transmit.
	СК	1		USART synchronous clock.
	CWG1B	1		CWG complementary output.
	PWM2	1		PWM output.
	CLKOUT	1		Fosc/4 output.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels HV = High Voltage XTAL = Crystal

OD = Open-Drain

 I^2C = Schmitt Trigger input with I^2C levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

2: PIC12(L)F1572 only.

3: Input type is selected by the port.

4: Output type is selected by the port.

TABLE 1-2: PIC12(L)F1571/2 PINOUT DESCRIPTION (CONTINUED
--

Name	Function	Input Type	Output Type	Description
RA5/T1CKI/RX ^(1,2) /DT ^(1,2) /	RA5			General purpose I/O.
CWG1A ⁽¹⁾ /PWM1 ⁽¹⁾ /CLKIN	T1CKI			Timer1 clock input.
	RX	(3)		USART asynchronous input.
	DT		(4)	USART synchronous data.
	CWG1A			CWG complementary output.
	PWM1			PWM output.
	CLKIN			External Clock input (EC mode).
VDD	Vdd	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

XTAL = Crystal

OD = Open-Drain I^2C = Schmitt Trigger input with I^2C

levels

HV = High Voltage Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

2: PIC12(L)F1572 only.

3: Input type is selected by the port.

4: Output type is selected by the port.

NOTES:

2.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect and Relative Addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-Level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set



2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See Section 7.5 "Automatic Context Saving", for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory, 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a Software Reset. See Section 3.5 "Stack" for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing**" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced midrange CPU to support the features of the CPU. See **Section 25.0 "Instruction Set Summary**" for more details.

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory:
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory:
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit Program Counter (PC) capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wraparound within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).

3.2 High-Endurance Flash

This device has a 128-byte section of high-endurance Program Flash Memory (PFM) in lieu of data EEPROM. This area is especially well-suited for nonvolatile data storage that is expected to be updated frequently over the life of the end product. See **Section 10.2 "Flash Program Memory Overview"** for more information on writing data to PFM. See **Section 3.2.1.2 "Indirect Read with FSR"** for more information about using the FSR registers to read byte data stored in PFM.

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address	High-Endurance Flash Memory Address Range ⁽¹⁾		
PIC12(L)F1571	1,024	03FFh	0380h-03FFh		
PIC12(L)F1572	2,048	07FFh	0780h-07FFh		

Note 1: High-endurance Flash applies to the low byte of each address in the range.

PIC12(L)F1571/2



3.2.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.2.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available, so the older table read method must be used.

3.2.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRnH register and reading the matching INDFn register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDFn registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH operator will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants	3	
DW	DATA0	;First constant
DW	DATA1	;Second constant
DW	DATA2	
DW	DATA3	
my_funct:	ion	
; LOT:	S OF CODE	
MOVLW	DATA_INDEX	
ADDLW	LOW constants	
MOVWF	FSR1L	
MOVLW	HIGH constants	;MSb is set
		automatically
MOVWF	FSR1H	
BTFSC	STATUS,C	;carry from ADDLW?
INCF	FSR1H,f	;yes
MOVIW	0[FSR1]	
;THE PROC	GRAM MEMORY IS	IN W

3.3 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- 12 Core Registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of Common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.6 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the bank address and the lower seven bits select the registers/RAM in that bank.

3.3.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses: x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-9.

TABLE 3-2: CORE REGISTERS

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
x0Bh or x8Bh	INTCON

3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- The arithmetic status of the ALU
- The Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, refer to Section 25.0 "Instruction Set Summary").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0 U-0		U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u				
	_		TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾				
bit 7							bit 0				
Legend:											
R = Reada		W = Writable			mented bit, read						
u = Bit is u	nchanged	x = Bit is unkn	own	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets				
'1' = Bit is s	set	'0' = Bit is clea	ared	q = Value de	pends on condit	ion					
bit 7-5	<u> </u>	nted: Read as 'o)'								
bit 4 TO: Time-out bit											
		ver-up, CLRWDT		SLEEP instruc	tion						
1.11.0		me-out occurre	u l								
bit 3	PD: Power-D										
		ver-down or by t ition of the SLEE									
bit 2	Z: Zero bit										
		It of an arithmet	0 1								
		It of an arithmet	•								
bit 1					SUBWF instruction	ons) ⁽¹⁾					
		out from the 4th			curred						
	-	-out from the 4th			(1)						
bit 0	•	row bit ⁽¹⁾ (ADDW									
		out from the Mos									
	0 = NO carry	-out from the Mo	ost Significan		iit occurred						
	For Borrow, the po	•				•					
	second operand. I	-or rotate (RRF, 1	RLF) instructi	ons, this bit is l	oaded with eithe	er the high-orde	r or low-order				

REGISTER 3-1: STATUS: STATUS REGISTER

bit of the source register.

3.3.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses: x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.3.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses: x0Ch/x8Ch through x1Fh/x9Fh).

3.3.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2 "Linear Data Memory"** for more information.

3.3.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

3.3.5 DEVICE MEMORY MAPS

The memory maps for PIC12(L)F1571/2 are as shown in Table 3-3 through Table 3-8.

FIGURE 3-3: BANKED MEMORY PARTITIONING



TABLE 3-3: PIC12(L)F1571 MEMORY MAP, BANK 0-7

	BANK 0		BANK 1		BANK 2	_	BANK 3		BANK 4	_	BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	ODCONA	30Ch	SLRCONA	38Ch	INLVLA
00Dh	—	08Dh	—	10Dh		18Dh	—	20Dh		28Dh		30Dh		38Dh	_
00Eh	—	08Eh	—	10Eh	_	18Eh	—	20Eh	_	28Eh	—	30Eh	_	38Eh	_
00Fh	_	08Fh	_	10Fh	_	18Fh	_	20Fh	_	28Fh	_	30Fh	_	38Fh	_
010h	—	090h	_	110h		190h		210h		290h		310h		390h	_
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h		291h		311h		391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h		292h		312h		392h	IOCAN
013h	PIR3	093h	PIE3	113h		193h	PMDATL	213h		293h	_	313h		393h	IOCAF
014h	_	094h	—	114h	_	194h	PMDATH	214h		294h	_	314h		394h	_
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	PMCON1	215h		295h	_	315h		395h	_
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h	_	296h	_	316h	_	396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON ⁽¹⁾	217h	_	297h	—	317h	_	397h	—
018h	T1CON	098h	OSCTUN E	118h	DACxCON0	198h		218h	_	298h	—	318h	_	398h	—
019h	T1GCON	099h	OSCCON	119h	DACxCON1	199h		219h	_	299h	—	319h	_	399h	—
01Ah	TMR2	09Ah	OSCSTAT	11Ah	_	19Ah		21Ah	_	29Ah	—	31Ah	_	39Ah	—
01Bh	PR2	09Bh	ADRESL	11Bh	_	19Bh		21Bh	_	29Bh	—	31Bh	_	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	—	19Ch		21Ch	—	29Ch	—	31Ch	—	39Ch	—
01Dh	—	09Dh	ADCON0	11Dh	APFCON	19Dh	_	21Dh	_	29Dh		31Dh	_	39Dh	_
01Eh	_	09Eh	ADCON1	11Eh	_	19Eh		21Eh	_	29Eh	_	31Eh	_	39Eh	_
01Fh	—	09Fh	ADCON2	11Fh	_	19Fh		21Fh	_	29Fh	_	31Fh	_	39Fh	_
020h	General Purpose	0A0h 0BFh	General Purpose Register 48 Bytes	120h	Unimplemented	1A0h	Unimplemented	220h	Unimplemented	2A0h	Unimplemented	320h	Unimplemented	3A0h	Unimplemented
	Register 80 Bytes	0C0h	Unimplemented Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h 07Fh	Common RAM	0F0h 0FFh	Common RAM (Accesses 70h-7Fh)	170h 17Fh	Common RAM (Accesses 70h-7Fh)	1F0h 1FFh	Common RAM (Accesses 70h-7Fh)	270h 27Fh	Common RAM (Accesses 70h-7Fh)	2F0h 2FFh	Common RAM (Accesses 70h-7Fh)	370h 37Fh	Common RAM (Accesses 70h-7Fh)	3F0h 3FFh	Common RAM (Accesses 70h-7Fh)

Legend:
Unimplemented data memory locations, read as '0'.

Note 1: PIC12F1571 only.

TABLE 3-4: PIC12(L)F1572 MEMORY MAP, BANK 0-7

	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h		080h		100h		180h		200h		280h		300h		380h	
	Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		38Bh	
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	ODCONA	30Ch	SLRCONA	38Ch	INLVLA
00Dh	_	08Dh	_	10Dh	_	18Dh	_	20Dh	_	28Dh	-	30Dh	_	38Dh	_
00Eh	_	08Eh	_	10Eh	_	18Eh	_	20Eh	_	28Eh	_	30Eh	_	38Eh	_
00Fh	_	08Fh	-	10Fh	_	18Fh	-	20Fh	_	28Fh	_	30Fh	_	38Fh	—
010h	_	090h	-	110h	_	190h	-	210h	_	290h	_	310h	_	390h	—
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	PMADRL	211h	-	291h	_	311h	-	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	PMADRH	212h		292h	_	312h		392h	IOCAN
013h	PIR3	093h	PIE3	113h	—	193h	PMDATL	213h		293h	_	313h		393h	IOCAF
014h	—	094h	—	114h	—	194h	PMDATH	214h		294h	—	314h		394h	—
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	PMCON1	215h		295h	—	315h		395h	—
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h		296h	—	316h		396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON ⁽¹⁾	217h	_	297h	—	317h	_	397h	—
018h	T1CON	098h	OSCTUNE	118h	DAC1CON0	198h	—	218h	_	298h	—	318h	_	398h	—
019h	T1GCON	099h	OSCCON	119h	DAC1CON1	199h	RCREG	219h	_	299h	_	319h	_	399h	—
01Ah	TMR2	09Ah	OSCSTAT	11Ah	_	19Ah	TXREG	21Ah	_	29Ah	_	31Ah	_	39Ah	—
01Bh	PR2	09Bh	ADRESL	11Bh	_	19Bh	SPBRG	21Bh	_	29Bh	_	31Bh	_	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	SPBRGH	21Ch	_	29Ch	_	31Ch	_	39Ch	—
01Dh	—	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	_	29Dh	_	31Dh	_	39Dh	—
01Eh	—	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh	_	29Eh	_	31Eh	_	39Eh	_
01Fh	_	09Fh	ADCON2	11Fh	_	19Fh	BAUDCON	21Fh	_	29Fh	_	31Fh	_	39Fh	
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		Unimplemented Read as '0'								
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	Common RAM		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

Legend:
= Unimplemented data memory locations, read as '0'.
Note 1: PIC12F1572 only.

TABLE 3-5: PIC12(L)F1571/2 MEMORY MAP, BANK 8-23

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12	BANK 13			BANK 14		BANK 15
400h		480h	-	500h		580h		600h		680h		700h		780h	
40Bh	Core Registers (Table 3-2)	48Bh	Core Registers (Table 3-2)	50Bh	Core Registers (Table 3-2)	58Bh	Core Registers (Table 3-2)	60Bh	Core Registers (Table 3-2)	68Bh	Core Registers (Table 3-2)	70Bh	Core Registers (Table 3-2)	78Bh	Core Registers (Table 3-2)
40Ch	—	48Ch	_	50Ch	—	58Ch	—	60Ch	—	68Ch	—	70Ch	_	78Ch	—
40Dh	_	48Dh		50Dh	—	58Dh	—	60Dh	_	68Dh	—	70Dh	_	78Dh	_
40Eh	_	48Eh		50Eh	_	58Eh	_	60Eh	_	68Eh	_	70Eh	_	78Eh	—
40Fh	—	48Fh	_	50Fh	_	58Fh		60Fh	_	68Fh	_	70Fh	_	78Fh	—
410h	—	490h	_	510h	_	590h		610h	_	690h	_	710h	_	790h	—
411h	—	491h	—	511h	—	591h		611h	—	691h	CWG1DBR	711h	—	791h	—
412h	—	492h	—	512h	—	592h		612h	—	692h	CWG1DBF	712h	—	792h	—
413h	—	493h	_	513h	—	593h		613h	_	693h	CWG1CON0	713h	_	793h	—
414h	_	494h	_	514h	_	594h	_	614h	_	694h	CWG1CON1	714h	_	794h	—
415h	—	495h	—	515h	—	595h		615h	—	695h	CWG1CON2	715h	_	795h	—
416h	—	496h	—	516h	—	596h		616h	—	696h	—	716h	—	796h	—
417h	—	497h	_	517h	_	597h	_	617h	_	697h	_	717h	_	797h	—
418h	—	498h	_	518h	_	598h		618h	_	698h	_	718h	_	798h	—
419h	—	499h	—	519h	—	599h	—	619h	—	699h	—	719h	—	799h	—
41Ah	—	49Ah	—	51Ah	—	59Ah	—	61Ah	—	69Ah	—	71Ah	—	79Ah	—
41Bh	—	49Bh	—	51Bh	—	59Bh	—	61Bh	—	69Bh	—	71Bh	—	79Bh	—
41Ch	_	49Ch		51Ch	—	59Ch	_	61Ch	—	69Ch	—	71Ch	—	79Ch	—
41Dh	—	49Dh	—	51Dh	—	59Dh	—	61Dh	—	69Dh	—	71Dh	—	79Dh	—
41Eh	_	49Eh		51Eh	—	59Eh	_	61Eh	—	69Eh	—	71Eh	—	79Eh	—
41Fh	_	49Fh		51Fh	—	59Fh	_	61Fh	—	69Fh	—	71Fh	—	79Fh	—
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'								
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh								
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
								•		•					
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h		880h		900h		980h		A00h		A80h		B00h		B80h	
	Core Registers		Core Registers		Core Registers		Core Registers								
0051	(Table 3-2)		(Table 3-2)	000	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)	DADI	(Table 3-2)	DODI	(Table 3-2)
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh		B8Bh	
80Ch	Unimplemented	88Ch	Unimplemented	90Ch	Unimplemented	98Ch	Unimplemented	A0Ch	Unimplemented	A8Ch	Unimplemented	B0Ch	Unimplemented	B8Ch	Unimplemented
	Read as '0'		Read as '0'		Read as '0'		Read as '0'								
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	
	Accesses		Accesses		Accesses		Accesses								
	70h-7Fh		70h-7Fh		70h-7Fh		70h-7Fh								
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

TABLE 3-6: PIC12(L)F1571/2 MEMORY MAP, BANK 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Registers (Table 3-2)	F80h	Core Registers (Table 3-2)
C0Bh	· · · ·	C8Bh	· · · ·	D0Bh	. ,	D8Bh	· · · ·	E0Bh	· · · ·	E8Bh	· · · ·	F0Bh	,	F8Bh	· · · ·
C0Ch		C8Ch	_	D0Ch		D8Ch		E0Ch		E8Ch		F0Ch		F8Ch	
C0Dh		C8Dh	_	D0Dh				E0Dh		E8Dh		F0Dh			
C0Eh	_	C8Eh	_	D0Eh				E0Eh	_	E8Eh	_	F0Eh			
C0Fh	_	C8Fh	_	D0Fh	_			E0Fh	_	E8Fh	_	F0Fh	—		
C10h		C90h	_	D10h				E10h		E90h		F10h			
C11h	_	C91h	_	D11h				E11h	_	E91h	_	F11h			
C12h		C92h	_	D12h				E12h		E92h		F12h			
C13h	—	C93h	-	D13h	-			E13h	-	E93h	—	F13h	—		
C14h		C94h	_	D14h	_			E14h	_	E94h		F14h			
C15h	—	C95h	-	D15h	-			E15h	-	E95h	—	F15h	—		
C16h	—	C96h	_	D16h	—			E16h	_	E96h	_	F16h	—		
C17h		C97h	_	D17h	_			E17h	_	E97h		F17h			
C18h	—	C98h	-	D18h	-		See Table 3-7 for Register Mapping	E18h	-	E98h	—	F18h	—		See Table 3-7 for Register Mapping
C19h	—	C99h	_	D19h	—		Details	E19h	_	E99h	_	F19h	—		Details
C1Ah	_	C9Ah	_	D1Ah	—			E1Ah	—	E9Ah	_	F1Ah	—		
C1Bh	—	C9Bh	_	D1Bh	—			E1Bh	_	E9Bh	_	F1Bh	—		
C1Ch	_	C9Ch	_	D1Ch	—			E1Ch	—	E9Ch	_	F1Ch	—		
C1Dh	_	C9Dh	_	D1Dh	—			E1Dh	—	E9Dh	_	F1Dh	—		
C1Eh	—	C9Eh	_	D1Eh	—			E1Eh	_	E9Eh	_	F1Eh	—		
C1Fh	_	C9Fh	_	D1Fh	—			E1Fh	—	E9Fh	_	F1Fh	—		
C20h		CA0h		D20h				E20h		EA0h		F20h			
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'				Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh		Accesses 70h-7Fh
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: 🔲 = Unimplemented data memory locations, read as '0'.

TABLE 3-7:PIC12(L)F1571/2 MEMORY
MAP, BANK 27

	Bank 31	
D8Ch		
D8Dh		
D8Eh	PWMEN	
D8Fh	PWMLD	
D90h	PWMOUT	
D91h	PWM1PHL	
D92h	PWM1PHH	
D93h	PWM1DCL	
D94h	PWM1DCH	
D95h	PWM1PRL	
D96h	PWM1PRH	
D97h	PWM10FL	
D98h	PWM10FH	
D99h	PWM1TMRL	
D9Ah	PWM1TMRH	
D9Bh	PWM1CON	
D9Ch	PWM1INTE	
D9Dh	PWM1INTF	
D9Eh	PWM1CLKCON	
D9Fh	PWM1LDCON	
DA0h	PWM10FC0N	
DA1h	PWM2PHL	
DA2h	PWM2PHH	
DA3h	PWM2DCL	
DA4h	PWM2DCH	
DA5h	PWM2PRL	
DA6h	PWM2PRH	
DA7h	PWM2OFL	
DA8h	PWM2OFH	
DA9h	PWM2TMRL	
DAAh	PWM2TMRH	
DABh	PWM2CON	
DACh	PWM2INTE	
DADh	PWM2INTF	
DAEh	PWM2CLKCON	
DAFh	PWM2LDCON	
DB0h	PWM2OFCON	
DB1h	PWM3PHL	
DB2h	PWM3PHH	
DB3h	PWM3DCL	
DB4h	PWM3DCH	
DB5h	PWM2PRL	
DB6h	PWM3PRH	
DB7h	PWM3OFL	
DB8h	PWM30FH	
DB9h	PWM3TMRL	
DBAh	PWM3TMRH	
DBBh	PWM3CON	
DBCh	PWM3INTE	
DBDh	PWM3INTF	
DBEh	PWM3CLKCON	
DBFh	PWM3LDCON	
DC0h	PWM3OFCON	
DC1h		
	-	
DEFh		
	nplemented data memory d as '0'.	y locations,
read	u ao U.	

TABLE 3-8:PIC12(L)F1571/2 MEMORY
MAP, BANK 31

	Bank 31
F8Ch	Dalik 51
FOCI	
	Unimplemented
	Read as '0'
FE3h	
FE4h	STATUS_SHAD
FE5h	WREG_SHAD
FE6h	BSR_SHAD
FE7h	PCLATH_SHAD
FE8h	FSR0L_SHAD
FE9h	FSR0H_SHAD
FEAh	FSR1L_SHAD
FEBh	FSR1H_SHAD
FECh	_
FEDh	STKPTR
FEEh	TOSL
FEFh	TOSH
Legend: = Unir	nplemented data memory locations,
	d as '0'.

3.3.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-9 can be addressed from any bank.

TABLE 3-9: CORE FUNCTION REGISTERS SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets	
Bank	0-31											
x00h or x80h	INDF0		this location ical register)			xxxx xxxx	uuuu uuuu					
x01h or x81h	INDF1		this location ical register)		nts of FSR1H	/FSR1L to a	ddress data i	memory		xxxx xxxx	uuuu uuuu	
x02h or x82h	PCL	Program Co	am Counter (PC) Least Significant Byte									
x03h or x83h	STATUS	_	_	С	1 1000	q quuu						
x04h or x84h	FSR0L	Indirect Dat	a Memory A	ddress 0 Lo	w Pointer					0000 0000	uuuu uuuu	
x05h or x85h	FSR0H	Indirect Dat	a Memory A	ddress 0 Hig	gh Pointer					0000 0000	0000 0000	
x06h or x86h	FSR1L	Indirect Dat	a Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu	
x07h or x87h	FSR1H	Indirect Dat	a Memory A	ddress 1 Hig	gh Pointer					0000 0000	0000 0000	
x08h or x88h	BSR	_	—	-			BSR<4:0>			0 0000	0 0000	
x09h or x89h	WREG	Working Re	egister							0000 0000	uuuu uuuu	
x0Ahor x8Ah	PCLATH	_	Write Buffer	-000 0000	-000 0000							
x0Bhor x8Bh	INTCON	GIE PEIE TMROIE INTE IOCIE TMROIF INTF								0000 0000	0000 0000	

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented, read as '0'; r = reserved. Shaded locations are unimplemented, read as '0'.

IABL	<u>E 3-10:</u>	SPECIA	LFUNC	HON RE	GISTER	SUMMA	RY			-	
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	0										
00Ch	PORTA	—	_			F	RA<5:0>			xx xxxx	xx xxxx
00Dh	—	Unimpleme	nted							_	_
00Eh	_	Unimpleme	nted							_	_
00Fh	_	Unimpleme	nted							_	_
010h	_	Unimpleme	nted							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	_	_	TMR2IF	TMR1IF	000000	000000
012h	PIR2	_	—	C1IF	_	_	_	_	_	0	0
013h	PIR3	_	PWM3IF	PWM2IF	PWM1IF	_	_	_	_	-000	-000
014h	_	Unimpleme	nted		•	1				_	_
015h	TMR0	Holding Reg	gister for the	8-Bit Timer0	Count					xxxx xxxx	uuuu uuuu
016h	TMR1L		-		ant Byte of th	e 16-Bit TMR	1 Count			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Reg	gister for the	Most Significa	ant Byte of the	e 16-Bit TMR1	Count			xxxx xxxx	uuuu uuuu
018h	T1CON		S<1:0>	-	PS<1:0>		T1SYNC		TMR10N	0000 -0-0	
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS		0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Mod	lule Register		1					0000 0000	0000 0000
01Bh	PR2	Timer2 Peri								1111 1111	1111 1111
01Ch	T2CON	_		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	-000 0000	-000 0000
01Dh	_	Unimpleme	nted					1		_	_
01Eh		Unimpleme									_
01Fh		Unimpleme									
Bank	1	e i in pierrie	inou								
08Ch	TRISA	_	_	TRIS	4<5:4>	(2)		TRISA<2:0>		11 1111	11 1111
08Dh	_	Unimpleme	nted							_	_
08Eh		Unimpleme								_	_
08Fh	_	Unimpleme									_
090h		Unimpleme									
091h	PIE1	TMR1GIE	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	_	_	TMR2IE	TMR1IE	000000	000000
092h	PIE2	_	_	C1IE					_	0	0
093h	PIE3	_	PWM3IE	PWM2IE	PWM1IE	_			_	-000	-000
094h	_	Unimpleme									_
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu
097h	WDTCON	_	_			WDTPS<4	:0>		SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_				UN<5:0>		-	00 0000	00 0000
099h	OSCCON	SPLLEN		IRCE	-<3:0>		_	SCS	<1:0>	0011 1-00	
09Ah	OSCSTAT	_	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	-0q0 0q00	-ddd dddd
09Bh	ADRESL	ADC Result	Register Lov			-	-	-		xxxx xxxx	uuuu uuuu
09Ch	ADRESH		Register Hig							XXXX XXXX	uuuu uuuu
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM		ADCS<2:0>		_	_	ADPRE		000000	
09Fh	ADCON2	1	TRIGS	EL<3:0>		_	_	_	_	0000	0000
		1									

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC12F1571/2 only.

2: PIC12(L)F1572 only.

TABLE 3-10:	SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
-------------	-------------------------------------	------------

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets				
Bank	2														
10Ch	LATA	_	_	LATA	<5:4>	_		LATA<2:0>		xx -xxx	uu -uuu				
10Dh	_	Unimpleme	nted							—	-				
10Eh	_	Unimpleme	nted							_	_				
10Fh	_	Unimpleme	nted							_	_				
110h	_	Unimpleme	nted							_	_				
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100				
112h	CM1CON1	C1INTP	C1INTN	C1PCI	H<1:0>	_		C1NCH<2:0>		0000 -000	0000 -000				
113h	—	Unimpleme	nted							_	_				
114h	—	Unimpleme	nted							_	_				
115h	CMOUT	_	_	_	_	-	_	_	MC1OUT	0	0				
116h	BORCON	SBOREN	BORFS	_	_	-	_	_	BORRDY	10q	uuu				
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAF	VR<1:0>	ADFVF	R<1:0>	0q00 0000	0q00 0000				
118h	DAC1CON0	DACEN	_	DACOE	_	DACP	SS<1:0>	_	_	0-0- 00	0-0- 00				
119h	DAC1CON1	_	_	_			DACR<4:0	>		0 0000	0 0000				
11Ah to 11Ch	_	Unimpleme	Unimplemented							_	-				
11Dh	APFCON	RXDTSEL	CWGASEL	CWGBSEL	_	T1GSEL	TXCKSEL	P2SEL	P1SEL	000- 0000	000- 0000				
11Eh	_	Unimpleme	nted							_	_				
11Fh	_	Unimpleme	nted							_	-				
Bank	3														
18Ch	ANSELA	_	_	_	ANSA4	_		ANSA<2:0>		1 -111	1 -111				
18Dh	_	Unimpleme	nted							—	-				
18Eh	_	Unimpleme	nted							_	_				
18Fh	_	Unimpleme	nted							_	_				
190h	_	Unimpleme	nted							_	_				
191h	PMADRL	Flash Progr	am Memory	Address Regi	ster Low Byte	;				0000 0000	0000 0000				
192h	PMADRH	(3)	Flash Progra	am Memory A	ddress Regis	ster High Byte				1000 0000	1000 0000				
193h	PMDATL	Flash Progr	am Memory	Read Data Re	egister Low B	yte				XXXX XXXX	uuuu uuuu				
194h	PMDATH	—	—	Flash Progra	am Memory R	ead Data Reg	ister High Byte			xx xxxx	uu uuuu				
195h	PMCON1	(3)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	1000 x000	1000 q000				
196h	PMCON2	Flash Progr	am Memory	Control Regis	ter 2					0000 0000	0000 0000				
197h	VREGCON ⁽¹⁾	_	_	_	_	_	_	VREGPM	Reserved	01	01				
198h	_	Unimpleme	nted							_	_				
	RCREG		ceive Data R	egister						0000 0000	0000 0000				
199h		USART Transmit Data Register								1					
199h 19Ah	TXREG	USART Tra	nsmit Data R	egister											
	TXREG SPBRGL			•	ow						0000 0000 0000 0000				
19Ah		Baud Rate	Generator Da	•											
19Ah 19Bh	SPBRGL	Baud Rate	Generator Da	ata Register L		ADDEN	FERR	OERR	RX9D	0000 0000	0000 0000				
19Ah 19Bh 19Ch	SPBRGL SPBRGH	Baud Rate	Generator Da Generator Da	ata Register L ata Register H	ligh	ADDEN SENDB	FERR BRGH	OERR TRMT	RX9D TX9D	0000 0000	0000 0000 0000 0000				

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.
 Note 1:
 PIC12F1571/2 only.

 2:
 PIC12(L)F1572 only.

							,			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
4					•					•
WPUA		—			W	PUA<5:0>			11 1111	11 1111
_	Unimplemen	nted							—	—
_	Unimpleme	nted							_	—
5										
ODCONA	_	—	ODA	<5:4>	_		ODA<2:0>		11 -111	11 -111
-	Unimpleme	nted							—	_
6										
SLRCONA		_	SLRA	<5:4>	_		SLRA<2:0>		11 -111	11 -111
_	Unimpleme	nted							_	_
7										
INLVLA	_	—			INI	VLA<5:0>			11 1111	11 1111
-	Unimpleme	nted							_	_
IOCAP	_	_			IO	CAP<5:0>			00 0000	00 0000
IOCAN		_			IO	CAN<5:0>			00 0000	00 0000
IOCAF	—	—			IO	CAF<5:0>			00 0000	00 0000
_	Unimpleme	nted							_	_
8										
—	Unimpleme	nted							_	—
9										
_	Unimpleme	nted							_	_
	4 WPUA — - 5 ODCONA 5 ODCONA 6 SLRCONA 6 SLRCONA 7 INLVLA 10CAP 10CAP 10CAP 10CAF 10CAF 8 8 —	4 WPUA — — Unimplement — Unimplement 5 Unimplement ODCONA — 5 Unimplement 6 — SLRCONA — — Unimplement MUNIMPLEMENT — 6 — SLRCONA — — Unimplement 10 — IOCAP — IOCAF — MINIMPLEMENT — 8 — 9 —	4 WPUA — — — Unimplemented	4 WPUA — — — Unimplemented — Unimplemented 5 ODCONA — — Unimplemented 6 SLRCONA — — — Unimplemented 6 SLRCONA — — 0 Unimplemented 7 INLVLA — — — Unimplemented IOCAP — — IOCAP — — IOCAF — — — Unimplemented 8 — Unimplemented	4 WPUA — — — Unimplemented	4 WPUA — — WI — Unimplemented WI — Unimplemented WI 6 — — SLRCONA — — ODA<5:4> — Unimplemented — — 6 — — — SLRCONA — — SLRA<5:4> — 6 — — _ MI Mumplemented	4 WPUA _ _ _ WPUA <s:0> Unimplemented WPUA<s:0> _ Unimplemented </s:0></s:0>	4 WPUA — — WPUA WPUA — WPUA WPUA	4 MPUA — — WPUA< — — WPUA — — WPUA — — WPUA — — WPUA …	Name Bit 7 Bit 8 Bit 3 Bit 2 Bit 7 Bit 0 POR, BOR 4

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.**Note 1:**PIC12F1571/2 only.

2: PIC12(L)F1572 only.

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	10										
50Ch to 51Fh	-	Unimpleme	nted							_	—
Bank	11										
58Ch to 59Fh	_	Unimpleme	nted							_	_
Bank	12										
60Ch to 61Fh	-	Unimpleme	nted							_	—
Bank	13										
68Ch to 690h	-	Unimpleme	nted							_	_
691h	CWG1DBR	_	_			CWC	61DBR<5:0>			00 0000	00 0000
692h	CWG1DBF	_	_			CWC	G1DBF<5:0>			xx xxxx	xx xxxx
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	_	G1CS0	0000 00	0000 00
694h	CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000
695h	CWG1CON2	G1ASE	G1ARSEN	—	—	—	G1ASDSC1	G1ASDSFLT	—	0000-	0000-
696h to 69Fh	_	Unimpleme	Unimplemented								_
Banks	s 14-26										
x0Ch/ x8Ch — x1Fh/ x9Fh	-	Unimpleme	nted							-	-

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: PIC12F1571/2 only.

PIC12F157172 only.
 PIC12(L)F1572 only.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	Bank 27										
D8Ch	—	Unimpleme	nted							—	
D8Dh	—	Unimpleme	nted							_	_
D8Eh	PWMEN	—	_	—	—	_	PWM3EN_A	PWM2EN_A	PWM1EN_A	000	000
D8Fh	PWMLD	—	_	—	—	_	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A	000	000
D90h	PWMOUT	—	_	—	—	_	PWM3OUT_A	PWM2OUT_A	PWM1OUT_A	000	000
D91h	PWM1PHL					PH<7:0>				xxxx xxxx	uuuu uuuu
D92h	PWM1PHH				F	PH<15:8>				xxxx xxxx	uuuu uuuu
D93h	PWM1DCL					DC<7:0>				XXXX XXXX	uuuu uuuu
D94h	PWM1DCH				[DC<15:8>				XXXX XXXX	uuuu uuuu
D95h	PWM1PRL					PR<7:0>				XXXX XXXX	uuuu uuuu
D96h	PWM1PRH				F	PR<15:8>				XXXX XXXX	uuuu uuuu
D97h	PWM10FL					OF<7:0>				XXXX XXXX	uuuu uuuu
D98h	PWM10FH				(OF<15:8>				XXXX XXXX	uuuu uuuu
D99h	PWM1TMRL		TMR<7:0>							xxxx xxxx	uuuu uuuu
D9Ah	PWM1TMRH				Т	MR<15:8>				xxxx xxxx	uuuu uuuu
D9Bh	PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	PWM1M	IODE<1:0>	—	—	0000 00	0000 00
D9Ch	PWM1INTE	—	_	_	_	PWM10FIE	PWM1PHIE	PWM1DCIE	PWM1PRIE	000	000
D9Dh	PWM1INTF	_	_	_	_	PWM10FIF	PWM1PHIF	PWM1DCIF	PWM1PRIF	000	000
D9Eh	PWM1CLKCON	_	F	PWM1PS<2:0)>	_	_	PWM1C	CS<1:0>	-000 -000	-00000
D9Fh	PWM1LDCON	PWM1LDA	PWM1LDT	—	—	_	_	PWM1LI	DS<1:0>	00000	0000
DA0h	PWM10FCON	—	PWM10	FM<1:0>	PWM10F0	_	_	PWM10	FS<1:0>	-000 -000	-00000
DA1h	PWM2PHL				•	PH<7:0>				XXXX XXXX	uuuu uuuu
DA2h	PWM2PHH				F	PH<15:8>				XXXX XXXX	uuuu uuuu
DA3h	PWM2DCL					DC<7:0>				XXXX XXXX	uuuu uuuu
DA4h	PWM2DCH				[DC<15:8>				xxxx xxxx	uuuu uuuu
DA5h	PWM2PRL					PR<7:0>				xxxx xxxx	uuuu uuuu
DA6h	PWM2PRH				F	PR<15:8>				xxxx xxxx	uuuu uuuu
DA7h	PWM2OFL		OF<7:0>								uuuu uuuu
DA8h	PWM2OFH		OF<15:8>								uuuu uuuu
DA9h	PWM2TMRL	TMR<7:0>							XXXX XXXX	uuuu uuuu	
DAAh	PWM2TMRH	TMR<15:8>							XXXX XXXX	uuuu uuuu	
DABh	PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	PWM2M	IODE<1:0>	—	—	0000 00	0000 00
DACh	PWM2INTE	—	—	—	—	PWM2OFIE	PWM2PHIE	PWM2DCIE	PWM2PRIE	000	000
DADh	PWM2INTF	_	_	—	_	PWM2OFIF	PWM2PHIF	PWM2DCIF	PWM2PRIF	000	000
DAEh	PWM2CLKCON	_	F	PWM2PS<2:0)>	—	_	PWM2C	CS<1:0>	-000 -000	-00000
DAFh	PWM2LDCON	PWM2LDA	PWM2LDT	_	_	_	_	PWM2LI	DS<1:0>	00000	0000

Legend: x = unknown; u = unchanged; q = value depends on condition; - = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC12F1571/2 only.

2: PIC12(L)F1572 only.

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	27 (Continued)										
DB0h	PWM2OFCON	—	PWM2O	FM<1:0>	PWM2OFO	—	_	PWM2O	FS<1:0>	-000 -000	-00000
DB1h	PWM3PHL					PH<7:0>				XXXX XXXX	uuuu uuuu
DB2h	PWM3PHH				F	PH<15:8>				XXXX XXXX	uuuu uuuu
DB3h	PWM3DCL					DC<7:0>				XXXX XXXX	uuuu uuuu
DB4h	PWM3DCH				[DC<15:8>				XXXX XXXX	uuuu uuuu
DB5h	PWM3PRL					PR<7:0>				XXXX XXXX	uuuu uuuu
DB6h	PWM3PRH				F	PR<15:8>				XXXX XXXX	uuuu uuuu
DB7h	PWM3OFL					OF<7:0>				XXXX XXXX	uuuu uuuu
DA8h	PWM3OFH				(OF<15:8>				XXXX XXXX	uuuu uuuu
DA9h	PWM3TMRL				1	[mr<7:0>				xxxx xxxx	uuuu uuuu
DBAh	PWM3TMRH				Т	MR<15:8>				XXXX XXXX	uuuu uuuu
DBBh	PWM3CON	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	PWM3M	ODE<1:0>	—	—	0000 00	0000 00
DBCh	PWM3INTE	—	_		—	PWM3OFIE	PWM3PHIE	PWM3DCIE	PWM3PRIE	000	000
DBDh	PWM3INTF	—	_		—	PWM3OFIF	PWM3PHIF	PWM3DCIF	PWM3PRIF	000	000
DBEh	PWM3CLKCON	—	F	PWM3PS<2:0)>	_	—	PWM30	CS<1:0>	-000 -000	-00000
DBFh	PWM3LDCON	PWM3LDA	DA PWM3LDT — — — —				—	PWM3L	DS<1:0>	00000	0000
DC0h	PWM3OFCON								-000 -000	-00000	
Bank	28-30										
58Ch to 59Fh	_	Unimplemer	Inimplemented								_

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'. Note 1: PIC12F1571/2 only.

2: PIC12(L)F1572 only.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other Resets
Bank	31										
F8Ch — FE3h	_	Unimpleme	nted							_	_
FE4h	STATUS_ SHAD	_	-	—	-	-	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Re	egister Shado	w						xxxx xxxx	uuuu uuuu
FE6h	BSR_ SHAD	_	_	_	Bank Select	Register Sha	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	-	Program Co	ounter Latch H	ligh Register	Shadow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Dat	a Memory Ad	ddress 0 Low	Pointer Shade	OW				XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Dat	a Memory Ac	ddress 0 High	Pointer Shad	low				XXXX XXXX	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Dat	Indirect Data Memory Address 1 Low Pointer Shadow								uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow							xxxx xxxx	uuuu uuuu	
FECh	_	Unimpleme	nted							—	—
FEDh	STKPTR	_	—	_	Current Stac	k Pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stac	k Low Byte							XXXX XXXX	uuuu uuuu

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-10**:

FEFh TOSH Top-of-Stack High Byte _

Legend: x = unknown; u = unchanged; q = value depends on condition; — = unimplemented; r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC12F1571/2 only. 2: PIC12(L)F1572 only.

3: Unimplemented, read as '1'.

-xxx xxxx -uuu uuuu

3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the Program Counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the Program Counter will change to the values contained in the PCLATH register.

3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provides another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed CALLS by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address, PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-5 through 3-8). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW OR RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an overflow/underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

3.5.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. The TOSH:TOSL register pair points to the top of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. The STKPTR is 5 bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and interrupts will increment STKPTR while RETLW, RETURN and RETFIE will decrement STKPTR. At any time, the STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-5 through Figure 3-8 for examples of accessing the stack.



© 2013-2015 Microchip Technology Inc.

PIC12(L)F1571/2

FIGURE 3-6: ACCESSING THE STACK EXAMPLE 2



FIGURE 3-7: ACCESSING THE STACK EXAMPLE 3


FIGURE 3-8: ACCESSING THE STACK EXAMPLE 4

		Rev. 10-000330 7/30/2013
0x0F	Return Address	
0x0E	Return Address	
0x0D	Return Address	
0x0C	Return Address	
0x0B	Return Address	
0x0A	Return Address	When the stack is full, the next CALL or
0x09	Return Address	an interrupt will set the Stack Pointer to 0x10. This is identical to address 0x00 so
0x08	Return Address	the stack will wrap and overwrite the
0x07	Return Address	return address at 0x00. If the Stack Overflow/Underflow Reset is enabled, a
0x06	Return Address	Reset will occur and location 0x00 will
0x05	Return Address	not be overwritten.
0x04	Return Address	
0x03	Return Address	
0x02	Return Address	
0x01	Return Address	
TOSH:TOSL 0x00	Return Address	STKPTR = 0x10
		N

3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in the Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair, FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- · Linear Data Memory
- Program Flash Memory

PIC12(L)F1571/2





3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address, 0x000, to FSR address, 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP



3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address, 0x2000, to FSR address, 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.

FIGURE 3-11: LINEAR DATA MEMORY MAP



3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire Program Flash Memory is mapped to the upper half of the FSR address space. When the MSb of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location are accessible via INDF. Writing to the Program Flash Memory cannot be accomplished via the FSR/INDF interface. All instructions that access Program Flash Memory via the FSR/INDF interface will require one additional instruction cycle to complete.





4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, code protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in the Configuration Words is managed automatically by device development tools, including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

4.2 **Register Definitions: Configuration Words**

U-1 U-1 R/P-1 **R/P-1** U-1 R/P-1 **CLKOUTEN** BOREN<1:0>(1) bit 13 bit 8 R/P-1 R/P-1 R/P-1 R/P-1 U-1 R/P-1 **R/P-1** R/P-1 $\overline{CP}^{(2)}$ MCLRE PWRTF⁽¹⁾ WDTE<1:0> FOSC<1:0> bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '1' P = Programmable bit 0' = Bit is cleared n = Value when blank or after bulk erase '1' = Bit is set bit 13-12 Unimplemented: Read as '1' **CLKOUTEN:** Clock Out Enable bit bit 11 1 = Off – CLKOUT function is disabled; I/O or oscillator function on CLKOUT pin 0 = On - CLKOUT function is enabled on CLKOUT pin BOREN<1:0>: Brown-out Reset Enable bits(1) bit 10-9 11 = On- Brown-out Reset is enabled; the SBOREN bit is ignored - Brown-out Reset is enabled while running and disabled in Sleep; the SBOREN bit is ignored 10 = Sleep01 = SBODEN - Brown-out Reset is controlled by the SBOREN bit in the BORCON register - Brown-out Reset is disabled; the SBOREN bit is ignored 00 = OffUnimplemented: Read as '1' bit 8 CP: Flash Program Memory Code Protection bit⁽²⁾ bit 7 1 = Off - Code protection is off; program memory can be read and written 0 = On – Code protection is on; program memory cannot be read or written externally bit 6 MCLRE: MCLR/VPP Pin Function Select bit If LVP bit = 1 (On): This bit is ignored. MCLR/VPP pin function is MCLR; weak pull-up is enabled. If LVP bit = 0 (Off): $1 = On - \overline{MCLR}/VPP$ pin function is \overline{MCLR} ; weak pull-up is enabled 0 = Off - MCLR/VPP pin function is a digital input, MCLR is internally disabled; weak pull-up is under control of pin's WPU control bit **PWRTE:** Power-up Timer Enable bit⁽¹⁾ bit 5 1 = Off - PWRT is disabled 0 = On - PWRT is enabled bit 4-3 WDTE<1:0>: Watchdog Timer Enable bits - WDT is enabled; SWDTEN is ignored 11 = On10 = Sleep WDT is enabled while running and disabled in Sleep; SWDTEN is ignored 01 = SWDTEN – WDT is controlled by the SWDTEN bit in the WDTCON register - WDT is disabled; SWDTEN is ignored 00 = Offbit 2 Unimplemented: Read as '1' bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = ECH - External Clock, High-Power mode: CLKI on CLKI - External Clock, Medium Power mode: CLKI on CLKI 10 = ECM - External Clock, Low-Power mode: CLKI on CLKI 01 = ECL 00 = INTOSC - I/O function on CLKI Note 1: Enabling Brown-out Reset does not automatically enable the Power-up Timer.

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

Once enabled, code-protect can only be disabled by bulk erasing the device. 2:

		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		LVP ⁽¹⁾	DEBUG ⁽²⁾	LPBOREN	BORV ⁽³⁾	STVREN	PLLEN
		bit 13					bit
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
_		_	_			WRT	<1:0>
bit 7							bit
Legend:							
R = Readab	ole bit	P = Program	mable bit	U = Unimplem	nented bit, read	d as '1'	
'0' = Bit is c	leared	'1' = Bit is set		n = Value whe	en blank or afte	er bulk erase	
bit 13	LVP: Low-Vol	Itage Program	ming Enable bit	(1)			
	1 = On – Low-		amming is enat		pin function is	B MCLR; MCLR	E
			CLR/VPP must	be used for pro	gramming		
bit 12		ugger Mode b			-		
	1 = Off – In-C	ircuit Debugge	er is disabled; IC			eneral purpose l	
	0 = On – In-C	ircuit Debugge	er is enabled; IC	SPCLK and IC	SPDAT are de	dicated to the d	lebugger
oit 11	LPBOREN: L	ow-Power Bro	wn-out Reset E	Enable bit			
			out Reset is dis				
		-	out Reset is er				
bit 10			Itage Selection				
			voltage (VBOR voltage (VBOR				
bit 9	-		nderflow Reset				
			underflow will ca				
	0 = Off – Stac	k overflow or ι	underflow will no	ot cause a Res	et		
bit 8	PLLEN: PLL I	Enable bit					
	1 = On – 4xPl 0 = Off – 4xPl						
bit 7-2	Unimplement	ted: Read as '	1'				
bit 1-0	WRT<1:0>: F	lash Memory	Self-Write Prote	ection bits			
	<u>2 kW Flash M</u>	lemory (PIC12	<u>F1572):</u>				
		Vrite protection					
						fied by PMCON fied by PMCON	
						fied by PMCON	
		lemory (PIC12	•	-,	,	, ,	
	11 = Off - V	Vrite protection	n is off				
						fied by PMCON	
					•	fied by PMCON fied by PMCON	
Note 1: 1	This bit cannot be		·				
	The DEBUG bit in		•	•			ols, includin
	lebuggers and pr						
	'			•			

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

3: See VBOR parameter for specific trip point voltages.

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in the Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in the Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12(L)F1571/2 Memory Programming Specification*" (DS40001713).

4.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

	R	R	R	R	R	R
			DEV<	13:8>		
	bit 13					bit 8
R	R	R	R	R	R	R
		DEV<	<7:0>			
						bit 0
		R bit 13	R R bit 13	DEV<	R R R DEV<13:8> bit 13	R R R R DEV<13:8> DEV<13:8> DEV<13:8> bit 13 R <td< td=""></td<>

REGISTER 4-3: DEVICEID: DEVICE ID REGISTER⁽¹⁾

Legend:

R = Readable bit			
'0' = Bit is cleared	'1' = Bit is set	x = Bit is unknown	

bit 13-0 **DEV<13:0>:** Device ID bits

Refer to Table 4-1 to determine what these bits will read on which device. A value of 3FFFh is invalid.

Note 1: This location cannot be written.

REGISTER 4-4: REVISIONID: REVISION ID REGISTER⁽¹⁾

		R	R	R	R	R	R			
			REV<13:8>							
		bit 13	bit 13 bit							
R	R	R	R	R	R	R	R			
			REV<	<7:0>						
bit 7							bit 0			

Leaend	
Leyenu	

•	R = Readable bit	
	'0' = Bit is cleared	'1' = Bit is set

Bit is set

x = Bit is unknown

bit 13-0 **REV<13:0>:** Revision ID bits

These bits are used to identify the device revision.

Note 1: This location cannot be written.

TABLE 4-1: DEVICE ID VALUES

DEVICE	Device ID	Revision ID
PIC12F1571	3051h	2xxxh
PIC12LF1571	3053h	2xxxh
PIC12F1572	3050h	2xxxh
PIC12LF1572	3052h	2xxxh

^{© 2013-2015} Microchip Technology Inc.

NOTES:

5.0 OSCILLATOR MODULE

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications, while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources

The oscillator module can be configured in one of the following clock modes:

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. INTOSC Internal Oscillator (31 kHz to 32 MHz)

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM, and ECL Clock modes rely on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces low, medium and high-frequency clock sources, designated as LFINTOSC, MFINTOSC and HFINTOSC (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

PIC12(L)F1571/2



FIGURE 5-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM

5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Locked Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz Medium Frequency Internal Oscillator (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS<1:0>) bits in the OSCCON register. See **Section 5.3 "Clock Switching**" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Timer1 oscillator during run time, or
 - An external clock source determined by the value of the FOSCx bits.

See **Section 5.3 "Clock Switching**" for more information.

5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input. CLKOUT is available for general purpose I/Os or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through the FOSCx bits in the Configuration Words:

- ECH High power, 4-20 MHz
- ECM Medium power, 0.5-4 MHz
- ECL Low power, 0-0.5 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 5-2:

EXTERNAL CLOCK (EC) MODE OPERATION



5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in the Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL, that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 2. The **MFINTOSC** (Medium Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.8 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configuring the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- Setting FOSC<1:0> = 00, or
- Setting the System Clock Source x (SCSx) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.8 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configuring the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- Setting FOSC<1:0> = 00, or
- Setting the System Clock Source x (SCSx) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator, a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depends on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT) and peripherals, are *not* affected by the change in frequency.

5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.8 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> (OSCCON<6:3>) = 0000) as the system clock source (SCS<1:0> (OSCCON<1:0>) = 1x) or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- Set FOSC<1:0> = 00, or
- Set the System Clock Source x (SCSx) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.5 FRC

The FRC clock is an uncalibrated, nominal 600 kHz peripheral clock source.

The FRC is automatically turned on by the peripherals requesting the FRC clock.

The FRC clock will continue to run during Sleep.

5.2.2.6 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaler outputs of the 16 MHz HFINTOSC, **500 kHz MFINTOSC** and **31 kHz** LFINTOSC output connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits, IRCF<3:0> of the OSCCON register, select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCFx bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.7 32 MHz Internal Oscillator Frequency Selection

The internal oscillator block can be used with the 4x PLL associated with the external oscillator block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSCx bits in the Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<1:0> = 00).
- The SCSx bits in the OSCCON register must be cleared to use the clock determined by FOSC<1:0> in the Configuration Words (SCS<1:0> = 00).
- The IRCFx bits in the OSCCON register must be set to the 8 MHz HFINTOSC to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL or the PLLEN bit of the Configuration Words must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4x PLL is not available for use with the internal oscillator when the SCSx bits of the OSCCON register are set to '1x'. The SCSx bits must be set to '00' to use the 4x PLL with the internal oscillator.

5.2.2.8 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of Section 26.0 "Electrical Specifications".

	LFINTOSC (WDT disabled)
HFINTOSC/ MFINTOSC	Oscillator Delay ⁽¹⁾ 2-Cycle Sync Running
LFINTOSC	
IRCF<3:0>	≠ 0 X = 0
System Clock	
IFINTOSC/— - IFINTOSC	LFINTOSC (WDT enabled)
HFINTOSC/ MFINTOSC	
LFINTOSC	
IRCF <3:0>	≠ 0
System Clock	
FINTOSC -> F	IFINTOSC/MFINTOSC LFINTOSC Turns Off unless WDT is Enabled
LFINTOSC	Oscillator Delay ⁽¹⁾ 2-Cycle Sync Running
HFINTOSC/ MFINTOSC	
IRCF <3:0>	= 0 × ≠ 0
System Clock	

© 2013-2015 Microchip Technology Inc.

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCSx) bits of the OSCCON register. The following clock sources can be selected using the SCSx bits:

- Default system oscillator determined by FOSCx bits in the Configuration Words
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCSx) BITS

The System Clock Select (SCSx) bits of the OSCCON register select the system clock source that is used for the CPU and peripherals.

- When the SCSx bits of the OSCCON register = 00, the system clock source is determined by the value of the FOSC<1:0> bits in the Configuration Words.
- When the SCSx bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCSx bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCSx bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch does not
	update the SCSx bits of the OSCCON
	register. The user can monitor the OSTS
	bit of the OSCSTAT register to determine
	the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC ⁽¹⁾ MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm) ⁽²⁾
Sleep/POR	EC ⁽¹⁾	DC – 32 MHz	2 cycles
LFINTOSC	EC ⁽¹⁾	DC – 32 MHz	1 cycle of each
Any Clock Source	MFINTOSC ⁽¹⁾ HFINTOSC ⁽¹⁾	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any Clock Source	LFINTOSC ⁽¹⁾	31 kHz	1 cycle of each
PLL Inactive	PLL Active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.

2: See Section 26.0 "Electrical Specifications".

5.4 Clock Switching Before Sleep

When clock switching from an old clock to a new clock is requested, just prior to entering Sleep mode, it is necessary to confirm that the switch is complete before the SLEEP instruction is executed. Failure to do so may result in an incomplete switch and consequential loss of the system clock altogether. Clock switching is confirmed by monitoring the clock status bits in the OSCSTAT register. Switch confirmation can be accomplished by sensing that the ready bit for the new clock is set or the ready bit for the old clock is cleared. For example, when switching between the internal oscillator with the PLL and the internal oscillator without the PLL. monitor the PLLR bit. When PLLR is set, the switch to 32 MHz operation is complete. Conversely, when PLLR is cleared, the switch from 32 MHz operation to the selected internal clock is complete.

5.5 Register Definitions: Oscillator Control

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0	
SPLLEN	IRCF<3:0>				_	SCS	<1:0>	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable	hit					
u = Bit is unc		x = Bit is unkr		U = Unimplem	ented bit, rea	ad as '0'		
'1' = Bit is se	•	'0' = Bit is clea		•		OR/Value at all o	other Resets	
	-							
bit 7		oftware PLL Ena						
		Configuration W		enabled (subject	to oscillator r	equirements)		
		Configuration W	•			equilemente).		
	1 = 4x PLL I	s enabled						
	0 = 4x PLL i	s disabled						
bit 6-3	IRCF<3:0>: Internal Oscillator Frequency Select bits							
	1111 = 16 MHz HF 1110 = 8 MHz or 32 MHz HF (see Section 5.2.2.1 "HFINTOSC")							
	1110 = 8 MF 1101 = 4 MF		- (see Sectio	on 5.2.2.1 "HFIN	1050")			
	1100 = 2 MH							
	1011 = 1 MH							
	1010 = 500 1001 = 250							
	1001 = 2501							
		kHz MF (default	upon Reset)					
	0110 = 250 							
	0101 = 125 0100 = 62.5							
	0100 = 02.5 0011 = 31.2							
	0010 = 31.2							
	000x = 31 kl	Hz LF						
bit 2	Unimplemer	nted: Read as '	0'					
bit 1-0	SCS<1:0>: S	System Clock S	elect bits					
		al oscillator bloc	k					
	01 = Timer1		000-1-05 :	Configuration M	lordo			
		betermined by H	-05C<1:0> In	Configuration W	loids			

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

Note 1: Duplicate frequency derived from HFINTOSC.

PIC12(L)F1571/2

U-0	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/q	R-0/q					
	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS					
bit 7							bit					
Legend:												
R = Reada	ıble bit	W = Writable	bit	q = Condition	al bit							
u = Bit is unchanged x = Bit			nown	•	mented bit, read	d as '0'						
'1' = Bit is set '0' = Bit is cleared					at POR and BO		other Resets					
bit 7	Unimpleme	ented: Read as	0'									
bit 6		L Ready bit										
		1 = 4x PLL is ready 0 = 4x PLL is not ready										
L:1 F		OSTS: Oscillator Start-up Timer Status bit										
bit 5		1 = Running from the clock defined by the FOSC<1:0> bits of the Configuration Words										
		0 = Running from an internal oscillator (FOSC<1:0> = 00)										
bit 4		HFIOFR: High-Frequency Internal Oscillator Ready bit										
		1 = HFINTOSC is ready										
	0 = HFINTO	0 = HFINTOSC is not ready										
bit 3	HFIOFL: Hig	HFIOFL: High-Frequency Internal Oscillator Locked bit										
		1 = HFINTOSC is at least 2% accurate										
		0 = HFINTOSC is not 2% accurate										
bit 2		MFIOFR: Medium Frequency Internal Oscillator Ready bit										
		1 = MFINTOSC is ready 0 = MFINTOSC is not ready										
bit 1		FIOR: Low-Frequency Internal Oscillator Ready bit										
		DSC is ready		in ready bit								
		DSC is not ready	,									
bit 0	HFIOFS: Hi	gh-Frequency Ir	nternal Oscillato	or Stable bit								
	1 = HFINTO	OSC is at least (.5% accurate									
	0 = HFINT(OSC is not 0.5%	accurate									

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
	_			TUN∙	<5:0>		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit				
u = Bit is uncl	nanged	x = Bit is unkn	own	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
bit 7-6	Unimplemer	ted: Read as 'o)'				
bit 5-0	TUN<5:0>: F	requency Tunin	ig bits				
	100000 = M	inimum frequen	ю				
	•						
	•						
	111111 =						
	000000 = O	scillator module	is running at	the factory-calib	prated frequence	су (
	000001 =						
	•						
	•						
	011110 =						
	011111 = M	aximum frequei	ncy				

REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	55		
OSCSTAT	—	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	56	
OSCTUNE	_	_		TUN<5:0>						
T1CON	TMR10	CS<1:0>	T1CKP	2S<1:0>		T1SYNC		TMR10N	167	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	- CLKOUTEN		BOREI	BOREN<1:0>		10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	— FOSC		<1:0>	42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

NOTES:

6.0 RESETS

There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional Power-up Timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



6.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on a POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in the Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS0000607).

6.2 Brown-out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in the Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in the Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter, TBORDC, the device will reset. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
1.0	W.	Awake	Active	Waits for BOR ready
10	Х	Sleep	Disabled	(BORRDY = 1)
01	1	х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
	0	Х	Disabled	Begins immediately
00	Х	Х	Disabled	(BORRDY = x)

TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep", there is no delay in start-up. The BOR ready flag (BORRDY = 1) will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

6.2.1 BOR IS ALWAYS ON

When the BORENx bits of the Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BORENx bits of the Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold. BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

6.2.3 BOR CONTROLLED BY SOFTWARE

When the BORENx bits of the Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.



FIGURE 6-2: BROWN-OUT SITUATIONS

6.3 Register Definitions: BOR Control

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u			
SBOREN	BORFS ⁽¹⁾	0-0	0-0	0-0	0-0	0-0	BORRDY			
	BURF3			_			-			
bit 7							bit (
Legend:										
R = Readable b	oit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'				
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BOI	R/Value at all	other Resets			
'1' = Bit is set	•	'0' = Bit is clea	ared	q = Value der	pends on conditi	ion				
bit 7 bit 6	1 = BOR is e 0 = BOR is d If BOREN <1: SBOREN is ro BORFS: Brow If BOREN <1:	isabled :0> in Configura ead/write, but h wn-out Reset Fa :0> = 10 (Disab	a <u>tion Words ≠</u> as no effect o ast Start bit ⁽¹⁾ led in Sleep)	<u>01:</u> in the BOR. or BOREN<1:(0> = 01 (Under		rol):			
	 1 = Band gap is forced on always (covers Sleep/wake-up/operating cases) 0 = Band gap operates normally and may turn off <u>If BOREN<1:0> = 11 (Always On) or BOREN<1:0> = 00 (Always Off):</u> BORFS is read/write, but has no effect on the BOR. 									
bit 5-1	Unimplemen	ted: Read as 'd)'							
bit 0	BORRDY: Br	own-out Reset	Circuit Ready	Status bit						
	1 = The Brown-out Reset circuit is active0 = The Brown-out Reset circuit is inactive									

Note 1: BOREN<1:0> bits are located in the Configuration Words.

6.4 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) operates like the BOR to detect low-voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (BOR) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR Voltage Threshold (VLPBOR) has a wider tolerance than the BOR (VBOR), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN<1:0> = 00) or disabled in Sleep mode (BOREN<1:0> = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

6.4.1 ENABLING LPBOR

The LPBOR is controlled by the \overline{LPBOR} bit of the Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.5 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE and LVP bits of the Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR		
0	0	Disabled		
1	0	Enabled		
x	1	Enabled		

6.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.3 "PORTA Registers"** for more information.

6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the WDT Reset. See Section 9.0 "Watchdog Timer (WDT)" for more information.

6.7 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack overflows or underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in the Configuration Words. See **Section 3.5.2 "Overflow/Underflow Reset**" for more information.

6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.10 Power-up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overrightarrow{\text{PWRTE}}$ bit of the Configuration Words.

6.11 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0 "Oscillator Module"** for more information.

The Power-up Timer runs independently of a MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 Fosc cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.

PIC12(L)F1571/2



6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	х	1	1	Power-on Reset
0	0	1	1	1	0	х	0	x	Illegal, $\overline{\text{TO}}$ is Set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	x	0	Illegal, \overline{PD} is Set on \overline{POR}
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during Normal Operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged; x = unknown; - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- RESET Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

6.14 Register Definitions: Power Control

REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u				
STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR				
bit 7			·				bit C				
Legend:		HC = Hardwa	re Clearable bit	HS = Hardwa	re Settable bit						
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	pends on condit	ion					
bit 7		ack Overflow F									
		Overflow Rese			d by finner or a						
bit 6			et has not occurr	ed or is cleared	a by inniware						
		TKUNF: Stack Underflow Reset Flag bit = A Stack Underflow Reset occurred									
			set has not occur	rred or is cleare	ed by firmware						
bit 5		nted: Read as									
bit 4	RWDT: Wato	hdog Timer Re	eset Flag bit								
			et has not occur et has occurred								
bit 3		LR Reset Flag			,						
			occurred or is s urred (cleared b								
bit 2	RI: RESET Ir	struction Flag	bit								
	1 = A RESET instruction has not been executed or set by firmware										
			s been executed	I (cleared by ha	ardware)						
bit 1		-on Reset Stat									
		er-on Reset oc		ot in coffuero a	for a Dowar or	Deast assure)					
hit O			irred (must be so	et in software a	iller a Power-or	Reset occurs					
bit 0		i-out Reset Sta n-out Reset oc									
		n-out Reset 00	cuneu								

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BORCON	SBOREN	BORFS	_		—		_	BORRDY	62		
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	66		
STATUS	_	_	_	TO	PD	Z	DC	С	19		
WDTCON	_			V	SWDTEN	89					

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

TABLE 6-6: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	_	_	_	_	CLKOUTEN	BOREI	N<1:0>	_	42
	7:0	CP	MCLRE	PWRTE	WD	TE<1:0>	_	- FOSC<1:0>		42
CONFIG2	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	43
	7:0	—		_	_	_		WRT	<1:0>	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

NOTES:

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

This chapter contains the following information for interrupts:

- Operation
- Interrupt Latency
- Interrupts during Sleep
- INT Pin
- Automatic Context Saving



Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the interrupt enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector, 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.



PIC12(L)F1571/2



FIGURE 7-3: INT PIN INTERRUPT TIMING

Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: For minimum width of INT pulse, refer to AC specifications in Section 26.0 "Electrical Specifications".
- 4: INTF is enabled to be set any time during the Q4-Q1 cycles.
7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Register Definitions: Interrupt Control

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0			
GIE ⁽¹⁾	PEIE ⁽²⁾	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF ⁽³⁾			
bit 7		•	•	•		•	bit 0			
Lagandi										
Legend: R = Readable	hit) // –) //ritabla	hit.							
u = Bit is unch		W = Writable x = Bit is unki			montod bit roop					
'1' = Bit is set	0	x = Bit is unki		•	nented bit, reac at POR and BO		thar Pacata			
			aleu			R/ value at all 0	Inel Resels			
bit 7	GIF: Global	Interrupt Enable	bit ⁽¹⁾							
		all active interru								
		all interrupts								
bit 6	PEIE: Periph	neral Interrupt E	nable bit ⁽²⁾							
		all active periph		6						
		all peripheral ir	•							
bit 5		ner0 Overflow Ir	•	e bit						
	1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt									
bit 4		xternal Interrupt	•							
Dit 4		the INT externa								
		the INT externa								
bit 3	IOCIE: Interr	upt-On-Change	Enable bit							
	1 = Enables	the Interrupt-Or	n-Change							
		the Interrupt-O	•							
bit 2		ner0 Overflow Ir		it						
		gister has over								
hit 1		gister has not o								
bit 1		kternal Interrupt external interru								
		external interru		ır						
bit 0		upt-On-Change								
		least one of the		•	hanged state					
		the Interrupt-Or								
Note 1: Inte	errupt flag bits	are set when ar	n interrupt con	dition occurs. r	egardless of the	e state of its co	rrespondina			
)N register Use					

enable bit or the Global Interrupt Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

- 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.
- **3:** The IOCIF Flag bit is read-only and cleared when all the Interrupt-On-Change flags in the IOCxF registers have been cleared by software.

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	—	—	TMR2IE	TMR1IE
bit 7							bit 0

Legend:R = Readable bitW = Writable bitu = Bit is unchangedx = Bit is unknown'1' = Bit is set'0' = Bit is cleared-n/n = Value at POR and BOR/Value at all other Resets

bit 7	TMR1GIE: Timer1 Gate Interrupt Enable bit
	1 = Enables the Timer1 gate acquisition interrupt0 = Disables the Timer1 gate acquisition interrupt
bit 6	ADIE: Analog-to-Digital Converter (ADC) Interrupt Enable bit
	1 = Enables the ADC interrupt0 = Disables the ADC interrupt
bit 5	RCIE: USART Receive Interrupt Enable bit ⁽¹⁾
	1 = Enables the USART receive interrupt0 = Disables the USART receive interrupt
bit 4	TXIE: USART Transmit Interrupt Enable bit ⁽¹⁾
	1 = Enables the USART transmit interrupt0 = Disables the USART transmit interrupt
bit 3-2	Unimplemented: Read as '0'
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the Timer2 to PR2 match interrupt0 = Disables the Timer2 to PR2 match interrupt
bit 0	TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt

Note 1: PIC12(L)F1572 only.

2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

U-0	U-0	R/W-0/0	U-0	U-0	U-0	U-0	U-0		
_	—	C1IE	—	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit						
u = Bit is u	unchanged	x = Bit is unkr	iown	U = Unimplemented bit, read as '0'					
'1' = Bit is set '0' = Bit is cleared				-n/n = Value at POR and BOR/Value at all other Resets					
bit 7-6	Unimplemer	nted: Read as '	D'						
bit 5	C1IE: Compa	arator C1 Interru	upt Enable bit						
	1 = Enables	the Comparato	r C1 interrupt						
	0 = Disables	the Comparato	or C1 interrupt						
bit 4-0	Unimplemer	nted: Read as '	כ'						
Note:	Bit PEIE of the IN	ITCON register	must be						
	set to enable any								

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0							
	10/00-0/0	R/W-0/0	U-0	U-0	U-0	U-0		
PWM3IE	PWM2IE	PWM1IE	—	_				
						bit 0		
	W = Writable	bit						
jed	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'			
	'0' = Bit is clea	ared	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets		
nimplemen	ted: Read as '	0'						
bit 6 PWM3IE: PWM3 Interrupt Enable bit								
= Disables	the PWM3 inte	errupt						
	•							
		-						
	•							
		-						
•								
		must bo						
	nimplemen WM3IE: PW = Enables f = Disables WM2IE: PW = Enables f = Disables WM1IE: PW = Enables f = Disables nimplemen	W = Writable ged x = Bit is unkr '0' = Bit is clear nimplemented: Read as 'n WM3IE: PWM3 Interrupt E = Enables the PWM3 inter = Disables the PWM3 inter WM2IE: PWM2 Interrupt E = Enables the PWM2 inter = Disables the PWM2 inter = Enables the PWM1 inter = Disables the PWM1 inter DWM1 inter = Disables the PWM1 inter DWM1 inter DWM1 in	W = Writable bit ged x = Bit is unknown '0' = Bit is cleared nimplemented: Read as '0'	W = Writable bit yed x = Bit is unknown U = Unimpler '0' = Bit is cleared -n/n = Value = nimplemented: Read as '0' WM3IE: PWM3 Interrupt Enable bit = Enables the PWM3 interrupt = Disables the PWM3 interrupt WM2IE: PWM2 Interrupt Enable bit = Enables the PWM2 interrupt = Disables the PWM2 interrupt WM1IE: PWM1 Interrupt Enable bit = Enables the PWM1 interrupt mimplemented: Read as '0' IE of the INTCON register must be	W = Writable bit ged x = Bit is unknown U = Unimplemented bit, read '0' = Bit is cleared -n/n = Value at POR and BOI nimplemented: Read as '0' WM3IE: PWM3 Interrupt Enable bit = Enables the PWM3 interrupt = Disables the PWM3 interrupt WM2IE: PWM2 Interrupt Enable bit = Enables the PWM2 interrupt = Disables the PWM2 interrupt WM1IE: PWM1 Interrupt Enable bit = Enables the PWM1 interrupt minplemented: Read as '0' IE of the INTCON register must be	W = Writable bit yed x = Bit is unknown U = Unimplemented bit, read as '0' '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all o nimplemented: Read as '0' WM3IE: PWM3 Interrupt Enable bit = Enables the PWM3 interrupt = Disables the PWM3 interrupt WM2IE: PWM2 Interrupt Enable bit = Enables the PWM2 interrupt = Disables the PWM2 interrupt WM1IE: PWM1 Interrupt Enable bit = Enables the PWM1 interrupt = Disables		

REGISTER 7-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0				
TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾			TMR2IF	TMR1IF				
oit 7							bit 0				
agandı											
.egend: R = Readable t	.:+	W = Writable	hit								
i = Bit is uncha		x = Bit is unk			montod hit road	d oo 'O'					
1' = Bit is set	ingeu	x = Bit is unk 0' = Bit is cle		•	nented bit, read	R/Value at all c	thar Deasta				
I = BILIS SEL		0 = Bit is cle	areo	-n/n = value a	at POR and BC	R/value at all C	other Resets				
oit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit										
	1 = Interrupt is pending										
	0 = Interrupt is not pending										
oit 6	ADIF: ADC Interrupt Flag bit										
	1 = Interrupt is pending										
	0 = Interrupt is not pending										
oit 5	RCIF: USART Receive Interrupt Flag bit ⁽¹⁾										
	1 = Interrupt is pending										
	0 = Interrupt is not pending										
oit 4	TXIF: USART Transmit Interrupt Flag bit ⁽¹⁾										
	1 = Interrupt is pending										
	0 = Interrupt is not pending										
oit 3-2	•	ted: Read as									
pit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit										
	1 = Interrupt is pending										
	 0 = Interrupt is not pending TMR1IF: Timer1 Overflow Interrupt Flag bit 										
oit O			nterrupt Flag b	oit							
	1 = Interrupt i 0 = Interrupt i										

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the Global
	Interrupt Enable bit, GIE, of the INTCON
	register. User software should ensure the
	appropriate interrupt flag bits are clear prior
	to enabling an interrupt.

REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGIST

U-0	U-0	R/W-0/0	U-0	U-0	U-0	U-0	U-0
_	—	C1IF	—	—	—	—	_
bit 7							bit 0
Legend:							
R = Read	dable bit	W = Writable	bit				
u = Bit is	unchanged	x = Bit is unkr	iown	U = Unimpler	mented bit, read	as '0'	
'1' = Bit i	s set	'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
bit 5	1 = Interru 0 = Interru	nerically Controlled pt is pending pt is not pending		ag bit			
bit 4-0	Unimplem	ented: Read as '	כ'				
Note:	condition occurs its correspondin Interrupt Enable register. User se	s are set when an s, regardless of the g enable bit or th e bit, GIE, of the oftware should en rrupt flag bits are c	e state of e Global INTCON sure the				

to enabling an interrupt.

						-			
U-0	R-0/0	R-0/0	R-0/0	U-0	U-0	U-0	U-0		
_	PWM3IF ⁽¹⁾	PWM2IF ⁽¹⁾	PWM1IF ⁽¹⁾	—	—	—	—		
bit 7							bit 0		
Legend:									
-			L:4						
R = Readabl		W = Writable							
u = Bit is und	changed	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'			
'1' = Bit is se	et	'0' = Bit is clea	ared	-n/n = Value at POR and BOR/Value at all other Resets					
bit 7	Unimplemen	ted: Read as '	0'						
bit 6	PWM3IF: PW	M3 Interrupt F	lag bit ⁽¹⁾						
	1 = Interrupt i	s pending							
	0 = Interrupt i	s not pending							
bit 5	PWM2IF: PW	M2 Interrupt F	lag bit ⁽¹⁾						
	1 = Interrupt i	s pending							
	0 = Interrupt i	s not pending							
bit 4	PWM1IF: PW	M1 Interrupt F	lag bit ⁽¹⁾						
	1 = Interrupt i	-	•						
	0 = Interrupt i								
bit 3-0	Unimplemen	ted: Read as '	0'						

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

- Note 1: These bits are read-only. They must be cleared by addressing the Flag registers inside the module.
 - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

TABLE 7-1:	SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			157
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾		_	TMR2IE	TMR1IE	75
PIE2	_	—	C1IE	_	—	—	_	—	76
PIE3		PWM3IE	PWM2IE	PWM1IE	—	—	_	—	77
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78
PIR2	_	_	C1IF	_	_	_	_	_	79
PIR3		PWM3IF	PWM2IF	PWM1IF		_	_	_	80

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

Note 1: PIC12(L)F1572 only.

NOTES:

8.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
 - Timer1 oscillator
- 7. ADC is unaffected if the dedicated FRC oscillator is selected.
- 8. I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- CWG module using HFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See **Section 13.0 "Fixed Voltage Reference (FVR)"** for more information on this module.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin if enabled.
- 2. BOR Reset if enabled.
- 3. POR Reset.
- 4. Watchdog Timer if enabled.
- 5. Any external interrupt.
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 6.12** "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction:
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction:
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.





Note 1: External Clock. High, Medium, Low mode assumed.

2: CLKOUT is shown here for timing reference.

3: Tost = 1024 Tosc. This delay does not apply to EC, RC and INTOSC Oscillator modes or Two-Speed Start-up (if available).

4: GIE = 1 assumed. In this case, after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, which puts the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the normal power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- External interrupt pin/Interrupt-On-Change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG) module can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG module, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to section **Section 23.10 "Operation During Sleep**" for more information.

Note: The PIC12LF1571/2 does not have a configurable Low-Power Sleep mode. PIC12LF1571/2 is an unregulated device and is always in the lowest power state when in Sleep with no wake-up time penalty. This device has a lower maximum VDD and I/O voltage than the PIC12F1571/2. See Section 26.0 "Electrical Specifications" for more information.

8.3 **Register Definitions: Voltage Regulator Control**

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1		
—	_	_	_		VREGPM	Reserved		
bit 7 bit								
	—							

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-2 Unimplemented: Read as '0'

bit 1

VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾ Draws lowest current in Sleep, slower wake-up.
- 0 = Normal power mode enabled in Sleep⁽²⁾ Draws higher current in Sleep, faster wake-up.

bit 0 Reserved: Read as '1', maintain this bit set

Note 1: PIC12F1571/2 only.

2: See Section 26.0 "Electrical Specifications"

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
IOCAF	—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	122
IOCAN	—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	121
IOCAP	_		IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	121
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	—	—	TMR2IE	TMR1IE	75
PIE2	—	—	C1IE	—	—	—	_	—	76
PIE3	_	PWM3IE	PWM2IE	PWM1IE	—	—	_	—	77
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	—	—	TMR2IF	TMR1IF	78
PIR2	—	—	C1IF	—	—	—	—	—	79
PIR3	_	PWM3IF	PWM2IF	PWM1IF	—	—	_	—	80
STATUS				TO	PD	Z	DC	С	19
WDTCON	_	_		V	VDTPS<4:0	>		SWDTEN	89

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

Note 1: PIC12(L)F1572 only.

NOTES:

9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- · Multiple operating modes:
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep



9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 26.0 "Electrical Specifications**" for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in the Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTEx bits of the Configuration Words are set to '11', the WDT is always on. WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTEx bits of the Configuration Words are set to '10', the WDT is on, except in Sleep. WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTEx bits of the Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

TABLE 9-1: \	NDT OPERATING MODES
--------------	---------------------

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0	37	Awake	Active
10	Х	Sleep	Disabled
01	1	Х	Active
UI	0	Х	Disabled
00	Х	Х	Disabled

9.3 Time-out Period

The WDTPS<4:0> bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fails
- WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

The WDT remains clear until the OST, if enabled, completes. See **Section 5.0 "Oscillator Module"** for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

TABLE 9-2: WDT CLEARING CONDITIONS

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		
Change INTOSC divider (IRCF<3:0> bits)	Unaffected		

Register Definitions: Watchdog Control 9.6

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0				
_	_			WDTPS<4:0>	•		SWDTEN				
bit 7							bit (
Legend:											
R = Readabl		W = Writable									
u = Bit is und	•	x = Bit is unk		U = Unimplem							
'1' = Bit is se	et	'0' = Bit is cle	ared	-n/n = Value a	t POR and BC	R/Value at all o	other Resets				
bit 7-6	Unimplem	ented: Read as '	ʻ0'								
bit 5-1	-	:0>: Watchdog Ti		elect bits ⁽¹⁾							
		Prescale Rate									
	11111 =	Reserved; results	s in minimum i	nterval (1:32)							
	•										
	•										
	10011 = 	• 10011 = Reserved; results in minimum interval (1:32)									
	10010 =	10010 = 1:8388608 (2 ²³) (Interval 256s nominal)									
	10001 =	10001 = 1:4194304 (2 ²²) (Interval 128s nominal) 10000 = 1:2097152 (2 ²¹) (Interval 64s nominal)									
	10000 =	1:2097152 (2 ⁻¹) (1:1048576 (2 ²⁰) ((Interval 64s n (Interval 32s n	iominal)							
	01111 = 01110 = 00000000000000000000000	1:524288 (2 ¹⁹) (li	nterval 16s no	ominal)							
	01101 =	1:262144 (2 ¹⁸) (li	nterval 8s non	ninal)							
	01100 =	1:131072 (2 ¹⁷) (lı	nterval 4s non	ninal)							
		1:65536 (Interval		Reset value)							
		1:32768 (Interval	,	D.							
		1:16384 (Interval									
		01000 = 1:8192 (Interval 256 ms nominal) 00111 = 1:4096 (Interval 128 ms nominal)									
		1:2048 (Interval 6		,							
		1:1024 (Interval 3		·							
		1:512 (Interval 16									
		1:256 (Interval 8									
		1:128 (Interval 4)									
		1:64 (Interval 2 m 1:32 (Interval 1 m	,								
bit 0		Software Enable		/atchdog Timer	bit						
	If WDTE<1			vatendog miner	bit						
	This bit is i										
	If WDTE<1	-									
		s turned on									
	0 = WDT i	s turned off									
	If WDTE<1										
	This bit is i	gnored.									



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF<3:0>			_	SCS<1:0>		55
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	66
STATUS	_	—	_	TO	PD	Z	DC	С	19
WDTCON	_		— WDTPS<4			>		SWDTEN	89

TABLE 9-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8					CLKOUTEN	BORE	N<1:0>		42
	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>		FOSC	<1:0>	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Watchdog Timer.

10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump.

The Flash program memory can be protected in two ways; by code protection (CP bit in the Configuration Words) and write protection (WRT<1:0> bits in the Configuration Words).

Code protection $\overline{(CP} = 0)$ disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a bulk erase to the device, clearing all Flash program memory, Configuration bits and User IDs.⁽¹⁾

Write protection prohibits self-write and erase to a portion or all of the Flash program memory as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

Note 1: Code protection of the entire Flash program memory array is enabled by clearing the \overline{CP} bit of the Configuration Words.

10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 16K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits, RD and WR, initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

10.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note: If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. However, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and rewrite the other previously programmed locations. See Table 10-1 for erase row size and the number of write latches for Flash program memory.

TABLE 10-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC12(L)F1571	16	16
PIC12(L)F1572	10	10

10.2.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit, RD, of the PMCON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.

The PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.

Note:	The two instructions following a program
	memory read are required to be NOPS.
	This prevents the user from executing a
	2-cycle instruction on the next instruction
	after the RD bit is set.

FIGURE 10-1: FL

FLASH PROGRAM MEMORY READ FLOWCHART





EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

		block will read 1	1 5
* me	-	the memory addres	
*	_	R_HI : PROG_ADDR_ l be returned in	
		A_HI, PROG_DATA_L	
	I ROO_DAI	A_HI, IROO_DAIA_D	\sim
	BANKSEL	PMADRL	; Select Bank for PMCON registers
	MOVLW	PROG_ADDR_LO	;
	MOVWF	PMADRL	; Store LSB of address
	MOVLW	PROG_ADDR_HI	;
	MOVWF	PMADRH	; Store MSB of address
	BCF	PMCON1,CFGS	; Do not select Configuration Space
	BSF	PMCON1,RD	; Initiate read
	NOP		; Ignored (Figure 10-2)
	NOP		; Ignored (Figure 10-2)
	MOVF	PMDATL,W	; Get LSB of word
	MOVWF	PROG_DATA_LO	; Store in user location
	MOVF	PMDATH,W	; Get MSB of word
	MOVWF	PROG_DATA_HI	; Store in user location

10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs

The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an erase row or program row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 10-3: F

FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit, WR, of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 10-4:

FLASH PROGRAM MEMORY ERASE FLOWCHART



EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

	; This	row erase :	routine assumes	the following:						
j,	; 1. A valid address within the erase row is loaded in ADDRH:ADDRL ; 2. ADDRH and ADDRL are located in shared data memory $0x70 - 0x7F$ (common RAM)									
j, j	; 2. AI	DDRH and AD	DRL are located	in shared data memory 0x70 - 0x7F (common RAM)						
		BCF	INTCON,GIE	; Disable ints so required sequences will execute properly						
		BANKSEL	PMADRL							
		MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary						
		MOVWF	PMADRL							
		MOVF	ADDRH,W	; Load upper 6 bits of erase address boundary						
		MOVWF	PMADRH							
		BCF	PMCON1,CFGS							
		BSF	PMCON1, FREE	; Specify an erase operation						
		BSF	PMCON1,WREN	; Enable writes						
			1							
		MOVLW	55h	; Start of required sequence to initiate erase						
	- O	MOVWF	PMCON2	; Write 55h						
	Required Sequence	MOVLW	0AAh	i						
	qui	MOVWF	PMCON2	; Write AAh						
	Sec Re	BSF	PMCON1,WR	; Set WR bit to begin erase						
	- 0,	NOP		; NOP instructions are forced as processor starts						
		NOP		; row erase of program memory.						
	L			;						
				; The processor stalls until the erase process is complete						
				; after erase processor continues with 3rd instruction						
		BCF	PMCON1,WREN	; Disable writes						
		BSF	INTCON,GIE	; Enable interrupts						
1										

10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat Steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 16 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper 11 bits of PMADRH:PMADRL (PMADRH<6:0>:PMADRL<7:4>), with the lower 4 bits of PMADRL (PMADRL<3:0>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF.

The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

Note: The special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. If the unlock sequence is interrupted, writing to the latches or program memory will not be initiated.

- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat Steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- 11. Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- **Note:** The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using Indirect Addressing.



PIC12(L)F1571/2





PIC12(L)F1571/2

EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY

;	This	write rout	tine assumes the f	following:
;	1. 32	2 bytes of	data are loaded,	starting at the address in DATA_ADDR
;	2. Ea	ach word of	f data to be writt	ten is made up of two adjacent bytes in DATA_ADDR,
;	store	ed in litt]	le endian format	
;	3. A	valid star	rting address (the	e Least Significant bits = 00000) is loaded in ADDRH:ADDRL
;	4. AI	DDRH and AI	DDRL are located i	in shared data memory 0x70 - 0x7F (common RAM)
;				-
		BCF	INTCON, GIE	; Disable ints so required sequences will execute properly
		BANKSEL	PMADRH	; Bank 3
		MOVF	ADDRH,W	; Load initial address
		MOVWF	PMADRH	;
		MOVF	ADDRL,W	
		MOVWF	PMADRL	
		MOVLW		; Load initial data address
		MOVWF	FSROL	:
		MOVLW		; Load initial data address
		MOVWF	FSR0H	;
		BCF	PMCON1,CFGS	; Not configuration space
		BSF BSF	PMCON1,WREN	; Enable writes ; Only Load Write Latches
тс	OP	100	PMCON1,LWLO	, OHIN TOAR MITCE PACENES
цС	UP	MOVITH	ECD(),	· Load first data but into lower
		MOVIW	FSR0++	; Load first data byte into lower ;
		MOVWF	PMDATL	
		MOVIW	FSR0++	; Load second data byte into upper
		MOVWF	PMDATH	;
		MOLTE		
		MOVF	PMADRL,W	; Check if lower bits of address are '00000'
		XORLW	0x1F	; Check if we're on the last of 16 addresses
		ANDLW	0x1F	
		BTFSC	STATUS,Z	; Exit if last of 16 words,
		GOTO	START_WRITE	;
		MOVLW	55h	· Ctart of required write company
		MOVEW	PMCON2	; Start of required write sequence: ; Write 55h
		MOVWF	0AAh	; Wille 5511
	Required Sequence	MOVEW	PMCON2	, Write AAh
	uir Jer			
	equ equ	BSF	PMCON1,WR	; Set WR bit to begin write
	шs	NOP		; NOP instructions are forced as processor
		NOD		; loads program memory write latches
		NOP		;
		TNOT		· Obill looking lobeles Transmithe Advance
		INCF	PMADRL, F	; Still loading latches Increment address
		GOTO	LOOP	; Write next latches
~~	-			
SI	ART_V	WRITE	DMOON1 THE	· No more leading labeles - Actually struct Black -
		BCF	PMCON1,LWLO	; No more loading latches - Actually start Flash program
				; memory write
	<u> </u>		1	
		MOVLW	55h	; Start of required write sequence:
		MOVWF	PMCON2	; Write 55h
	ed	MOVLW	0AAh DMGONO	
	Required Sequence	MOVWF	PMCON2	; Write AAh
	equ	BSF	PMCON1,WR	; Set WR bit to begin write
	чŵ	NOP		; NOP instructions are forced as processor writes
				; all the program memory write latches simultaneously
		NOP		; to program memory.
	L			; After NOPs, the processor
				; stalls until the self-write process in complete
		_ ~_		; after write processor continues with 3rd instruction
		BCF	PMCON1,WREN	; Disable writes
		BSF	INTCON,GIE	; Enable interrupts
ī				

10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 10-7:

FLASH PROGRAM MEMORY MODIFY FLOWCHART



10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User IDs, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2. When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

TABLE 10-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h/8005h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:

* PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;

* PROG_DATA_HI, PROG_DATA_LO

BANKSEL	PMADRL	; Select correct Bank	
MOVLW	PROG_ADDR_LO	;	
MOVWF	PMADRL	; Store LSB of address	
CLRF	PMADRH	; Clear MSB of address	
BSF BCF BSF NOP NOP BSF	PMCON1,CFGS INTCON,GIE PMCON1,RD INTCON,GIE	<pre>; Select Configuration Space ; Disable interrupts ; Initiate read ; Executed (See Figure 10-2) ; Ignored (See Figure 10-2) ; Restore interrupts</pre>	
MOVF	PMDATL,W	; Get LSB of word	
MOVWF	PROG_DATA_LO	; Store in user location	
MOVF	PMDATH,W	; Get MSB of word	
MOVWF	PROG_DATA_HI	; Store in user location	

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.6 Register Definitions: Flash Program Memory Control

REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is uncha	anged	x = Bit is unkr	nown	U = Unimpler	nented bit, read	l as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 PMDAT<7:0>: Read/Write Value for Least Significant bits of Program Memory bits

REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	—			PMDA	T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/Write Value for Most Significant bits of Program Memory bits

REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			PMAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is uncha	anged	x = Bit is unkn	nown	U = Unimpler	nented bit, read	l as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0

PMADR<7:0>: Specifies Least Significant bits for Program Memory Address bits

REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				PMADR<14:8	}>		
bit 7							bit 0

Legend:R = Readable bitW = Writable bitu = Bit is unchangedx = Bit is unknown'1' = Bit is set'0' = Bit is cleared-n/n = Value at POR and BOR/Value at all other Resets

bit 7 Unimplemented: Read as '1'⁽¹⁾

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for Program Memory Address bits

Note 1: Unimplemented, read as '1'.

U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
(1)	CFGS	LWLO ⁽³⁾	FREE	WRERR	WREN	WR	RD
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpleme	ented bit, read a	ıs '0'	
S = Bit can o	only be set	x = Bit is unk	nown	-n/n = Value at	POR and BOR/	/Value at all oth	er Resets
'1' = Bit is se	et	'0' = Bit is cle	ared	HC = Hardware	e Clearable bit		
bit 7	Unimplemer	nted: Read as '	י ₁ י(1)				
bit 6	CFGS: Confi	guration Select	t bit				
				Device ID regist	ers		
		s Flash progra					
bit 5		Write Latches			4. 47 . 4.4. 4 .		
				write latch is loa e latch is loaded			
			•	ext WR comman		write of all pro	gram memory
bit 4	FREE: Progr	am Flash Eras	e Enable bit				
				ext WR commar	nd (hardware cle	eared upon cor	npletion)
		-		t WR command			
bit 3		ogram/Erase Ei	-				
				gram or erase s	•	npt or terminat	ion (bit is set
				es '1') of the WR pleted normally	(DIL)		
bit 2		ram/Erase Ena	•				
	0	rogram/erase o					
		programming/e		am Flash			
bit 1	WR: Write Co	ontrol bit					
		a program Flas					
	•	ration is self-tin		is cleared by ha	rdware once op	eration is com	olete. The WR

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

0 = Program/erase operation to the Flash is complete and inactive

bit can only be set (not cleared) in software.

- bit 0 RD: Read Control bit
 - 1 = Initiates a program Flash read Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 0 = Does not initiate a program Flash read
- Note 1: Unimplemented bit, read as '1'.
 - 2: The WRERR bit is automatically set by hardware when a program memory write or erase operation is started (WR = 1).
 - 3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	gram Memory	Control Regist	er 2		
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable I	bit				
S = Bit can only	be set	x = Bit is unkn	iown	U = Unimpler	nented bit, read	l as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	106
PMCON2			Progra	am Memory	Control Reg	gister 2			107
PMADRL				PMAD	RL<7:0>				105
PMADRH	(1)			Р	MADRH<6:()>			105
PMDATL		PMDATL<7:0>							104
PMDATH	_	_			PMDAT	H<5:0>			104

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory. **Note 1:** Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8			_	_	CLKOUTEN	BORE	BOREN<1:0>		42
	7:0	CP	MCLRE	PWRTE	WDT	E<1:0>	_	FOSC	FOSC<1:0>	
CONFIG2	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	43
	7:0		_	_	_	—	_	WRT<1:0>		40

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

NOTES:
11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (Data Direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (Output Latch)
- INLVLx (Input Level Control)
- ODCONx registers (Open-Drain Control)
- SLRCONx registers (Slew Rate Control)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (Analog Select)
- WPUx (Weak Pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1: PORT AVAILABILITY PER DEVICE

Device	PORTA
PIC12(L)F1571	•
PIC12(L)F1572	•

The Data Latch (LATx registers) is useful for Read-Modify-Write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads the values held in the I/O port latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSELx bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- RX/DT
- TX/CK
- CWGOUTA
- CWGOUTB
- PWM2
- PWM1

11.2 Register Definitions: Alternate Pin Function Control

REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RXDTSEL	CWGASEL	CWGBSEL	_	T1GSEL	TXCKSEL	P2SEL	P1SEL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7	RXDTSEL: Pin Selection bit					
	1 = RX/DT function is on RA5 0 = RX/DT function is on RA1					
bit 6	CWGASEL: Pin Selection bit					
	1 = CWGOUTA function is on RA50 = CWGOUTA function is on RA2					
bit 5	CWGBSEL: Pin Selection bit					
	1 = CWGOUTB function is on RA4 0 = CWGOUTB function is on RA0					
bit 4	Unimplemented: Read as '0'					
bit 3 T1GSEL: Pin Selection bit						
	1 = T1G function is on RA3 0 = T1G function is on RA4					
bit 2	TXCKSEL: Pin Selection bit					
	1 = TX/CK function is on RA4 0 = TX/CK function is on RA0					
bit 1	P2SEL: Pin Selection bit					
	1 = PWM2 function is on RA4 0 = PWM2 function is on RA0					
bit 0	P1SEL: Pin Selection bit					
	1 = PWM1 function is on RA5 0 = PWM1 function is on RA1					

These bits have no effect on the values of any TRISx register. PORTx and TRISx overrides will be routed to the correct pin. The unselected pin will be unaffected.

11.3 PORTA Registers

11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding Data Direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRISA bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are Read-Modify-Write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the Port Data Latch (LATA).

11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.3.3 OPEN-DRAIN CONTROL

The ODCONA register (Register 11-7) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

11.3.4 SLEW RATE CONTROL

The SLRCONA register (Register 11-8) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, the corresponding port pin drive slews at the maximum rate possible.

11.3.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 11-9) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an Interrupt-On-Change occurs, if that feature is enabled. See Section 26.3 "DC Characteristics" for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.3.6 ANALOG CONTROL

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSELA set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing Read-Modify-Write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSELA bits must be initialized to '0' by user software.

EXAMPLE 11-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

11.3.7 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-2.

TABLE 11-2: PORTA OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT CWG1B ⁽³⁾ DAC1OUT TX ^(2,3) PWM2 ⁽³⁾ RA0
RA1	PWM1 ⁽³⁾ RA1
RA2	CWG1A CWG1FLT C1OUT PWM3 RA2
RA3	None
RA4	CLKOUT CWG1B TX ⁽²⁾ PWM2 RA4
RA5	CWG1A PWM1 RA5

Note 1: Priority listed from highest to lowest.

2: PIC12(L)F1572 only.

3: Default pin (see APFCON register).

11.4 **Register Definitions: PORTA**

REGISTER 11-2: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x
—	—			RA	<5:0>		
bit 7	•						bit 0
Legend:							

Legend	
--------	--

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 Unimplemented: Read as '0	bit 7-6	Unimplemented: Read as '0'
-----------------------------------	---------	----------------------------

- RA<5:0>: PORTA I/O Value bits⁽¹⁾ bit 5-0 1 = Port pin is > VIH 0 = Port pin is < VIL
- Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from the PORTA register are the return of actual I/O pin values.

REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA<5:4>		(1)		TRISA<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	Unimplemented: Read as '0'
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bits
	 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'(1)
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bits
	 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

Note 1: Unimplemented, read as '1'.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
-	_	LATA<	:5:4> ⁽¹⁾			LATA<2:0> ⁽¹⁾	
bit 7				• •			bit C
Legend:							
R = Readabl	e bit	W = Writable	bit				
u = Bit is und	changed	x = Bit is unk	nown	U = Unimpler	mented bit, read	1 as '0'	
'1' = Bit is set '0' = Bit is cleared			ared	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits ⁽¹⁾						

REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

bit 0-4		Output Later value bi
bit 3	Unimplemented: Re	ad as '0'

bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits⁽¹⁾

REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—		ANSA<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-5	Unimplemented: Read as '0'
bit 4	ANSA4: Analog Select Between Analog or Digital Function on RA4 Pins (respectively) bit
	 1 = Analog input; pin is assigned as analog input, digital input buffer is disabled⁽¹⁾ 0 = Digital I/O; pin is assigned to port or digital special function
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select Between Analog or Digital Function on RA<2:0> pins (respectively) bits 1 = Analog input; pin is assigned as analog input, digital input buffer is disabled⁽¹⁾ 0 = Digital I/O; pin is assigned to port or digital special function
Note 1:	When setting a pin to an analog input, the corresponding TRISx bit must be set to Input mode in order to

'9 allow external control of the voltage on the pin.

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from the PORTA register are the return of actual I/O pin values.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_				:5:0> ^(1,2,3)		
bit 7							bit 0
Legend:							
D - Doodoblo k			hit				

R = Readable bit		
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

WPUA<5:0>: Weak Pull-up Register bits^(1,2,3) bit 5-0

1 = Pull-up is enabled

0 = Pull-up is disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is configured as an output.
- 3: For the WPUA3 bit, when MCLRE = 1, the weak pull-up is internally enabled, but not reported here.

ODCONA: PORTA OPEN-DRAIN CONTROL REGISTER REGISTER 11-7:

U-0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	ODA•	<5:4>	-		ODA<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	Unimplemented: Read as '0'
bit 5-4	ODA<5:4>: PORTA Open-Drain En

ODA<5:4>: PORTA Open-Drain Enable bits

For RA<5:4> Pins, Respectively:

1 = Port pin operates as open-drain drive (sink current only)

- 0 = Port pin operates as standard push-pull drive (source and sink current)
- bit 3 Unimplemented: Read as '0'
- bit 2-0 ODA<2:0>: PORTA Open-Drain Enable bits

For RA<2:0> Pins, Respectively:

- 1 = Port pin operates as open-drain drive (sink current only)
- 0 = Port pin operates as standard push-pull drive (source and sink current)

REGISTER 11-8:	SLRCONA: PORTA SLEW RATE CONTROL REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	
_	— — SLRA<5:4>		<5:4>			SLRA<2:0>		
bit 7	·						bit 0	
Legend:								
R = Readat	ole bit	W = Writable	bit					
u = Bit is ur	changed	x = Bit is unkı	nown	U = Unimpler	mented bit, read	d as '0'		
'1' = Bit is s	et	'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all c	other Resets	
bit 7-6	Unimpleme	ented: Read as '	0'					
bit 5-4	SLRA<5:4>	PORTA Slew F	Rate Enable b	its				
	<u>For RA<5:4</u>	> Pins, Respecti	<u>vely:</u>					
		slew rate is limit						
	0 = Port pin	slews at maxim	um rate					
bit 3	Unimplemented: Read as '0'							
bit 2-0	SLRA<2:0>	SLRA<2:0>: PORTA Slew Rate Enable bits						
	For RA<2:0> Pins, Respectively:							
	1 = Port pin slew rate is limited							
	0 = Port pin	slews at maxim	um rate					

REGISTER 11-9: INLVLA: PORTA INPUT LEVEL CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 Unimplemented: Read as '0'

bit 5-0 INLVLA<5:0>: PORTA Input Level Select bits

For RA<5:0> Pins, Respectively:

1 = ST input is used for PORT reads and Interrupt-On-Change

0 = TTL input is used for PORT reads and Interrupt-On-Change

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	_	ANSA4	_	ļ	NSA<2:0>		114
APFCON	RXDTSEL	CWGASEL	CWGBSEL	_	T1GSEL	TXCKSEL	P2SEL	P1SEL	110
INLVLA	_	—		INLVLA<5:0>				116	
LATA	—	—	LATA<	LATA<5:4> — LATA<2:0>		114			
ODCONA	_	_	ODA<	5:4>	_		ODA<2:0>		115
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		157
PORTA	_	_			RA<	:5:0>			113
SLRCONA	_	_	SLRA<	SLRA<5:4> — SLRA<2:0>			116		
TRISA	—	—	TRISA	TRISA<5:4>(1)		TRISA<2:0>			113
WPUA		_	WPUA<5:0>			115			

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

Note 1: Unimplemented, read as '1'.

TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREI	N<1:0>	_	12
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		F	OSC<2:0	>	42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

NOTES:

12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The Interrupt-On-Change module has the following features:

- Interrupt-On-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the Interrupt-On-Change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

12.5 Operation in Sleep

The Interrupt-On-Change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

PIC12(L)F1571/2





12.6 Register Definitions: Interrupt-On-Change Control

REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
				IOCA	P<5:0>		
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit				
u = Bit is uncha	u = Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'						
'1' = Bit is set		'0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets					ther Resets

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCAP<5:0>: Interrupt-On-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-On-Change is enabled on the pin for a positive going edge; IOCAFx bit and IOCIF flag will be set upon detecting an edge
- 0 = Interrupt-On-Change is disabled for the associated pin

REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			IOCA	N<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 Unimplemented: Read as '0'

bit 5-0

IOCAN<5:0>: Interrupt-On-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-On-Change is enabled on the pin for a negative going edge; IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-On-Change is disabled for the associated pin

REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—			IOCA	F<5:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCAF<5:0>:** Interrupt-On-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 =No change was detected or the user cleared the detected change

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_		ANSA<2:0>		114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
IOCAF	_	_		IOCAF<5:0>				122	
IOCAN	—	-			IOCAN	N<5:0>			121
IOCAP	_	_		IOCAP<5:0>			121		
TRISA	—		TRISA	<5:4>	_(1)	-	TRISA<2:0>	>	113

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Interrupt-On-Change.

Note 1: Unimplemented, read as '1'.

13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with a nominal output level (VFVR) of 1.024V. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · Comparator positive input
- · Comparator negative input

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

13.1 Independent Gain Amplifier

The output of the FVR supplied to the peripherals, (listed above), is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the comparator modules. Reference **Section 17.0 "Comparator Module"** for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

13.2 FVR Stabilization Period

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See the FVR Stabilization Period characterization graph, Figure 27-21.

Rev. 10-000053A 8/6/2013 ADFVR<1:0> 1x FVR_buffer1 2x (To ADC Module) 4x 2 CDAFVR<1:0> 1x FVR buffer2 2x (To Comparators) 4x FVREN + FVRRDY Note 1 Note 1: Any peripheral requiring the Fixed Voltage Reference (see Table 13-1).

FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM

Peripheral	Conditions	Description
HFINTOSC	FOSC<2:0> = 010 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR is always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR is disabled in Sleep mode, BOR Fast Start is enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start is enabled.
LDO	All PIC12F1571/2 devices, when VREGPM = 1 and not in Sleep	The device runs off of the Low-Power Regulator when in Sleep mode.

TABLE 13-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

13.3 Register Definitions: FVR Control

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN ⁽¹⁾	FVRRDY ⁽²⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	CDAFV	R<1:0> ⁽¹⁾	ADFVR	<1:0> ⁽¹⁾
bit 7							bit 0
l anandı							
Legend:	L:1		L :4				
R = Readable		W = Writable			nented bit, read		11. D. 11.
u = Bit is unch	langeo	x = Bit is unki			at POR and BO		other Resets
1' = Bit is set		'0' = Bit is cle	ared	q = value dep	pends on condit	ION	
bit 7	FVREN: Fixe	d Voltage Refe	rence Enable	bit ⁽¹⁾			
		Itage Referenc					
	0 = Fixed Vo	Itage Reference	e is disabled				
bit 6	FVRRDY: Fix	ed Voltage Re	ference Ready	[,] Flag bit ⁽²⁾			
		Itage Reference					
		Itage Reference	•	•	enabled		
bit 5	•	erature Indicate					
		ture indicator is ture indicator is					
bit 4	•	perature Indica		lection bit ⁽³⁾			
		/DD – 4VT (Higi					
	0 = VOUT = V	/DD - 2VT (Low	/Range)				
bit 3-2	CDAFVR<1:0	0>: Comparato	r FVR Buffer G	Gain Selection	bits ⁽¹⁾		
					AFVR = 4x VFVF		
					AFVR = 2x VFVF AFVR = 1x VFVF		
		ator FVR Bulle			AFVR - IX VFVF	< compared with the second sec	
bit 1-0		ADC FVR BU		ction bit ⁽¹⁾			
		/R Buffer Gain			x V _{FVR} (4)		
		/R Buffer Gain					
		R Buffer Gain	is 1x, with out	out VADFVR = 1	x Vfvr		
	00 = ADC FV	R Buffer is off					
				R is disabled, t	he FVR buffers	should be turn	ed off by
cle	aring the Buffer	Gain Selection	n bits.				

- 2: FVRRDY is always '1' for the PIC12F1571/2 devices.
- 3: See Section 14.0 "Temperature Indicator Module" for additional information.
- 4: Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R>1:0>	ADFVF	R<1:0>	125

NOTES:

14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS00001333) for more details regarding the calibration process.

14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4 VT

Low Range: VOUT = VDD - 2 VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 13.0 "Fixed Voltage Reference (FVR)**" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low-voltage operation.

FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs. range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 15.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

PIC12(L)F1571/2

TABLE 14-2	2: SUMM	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR							
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	118

----...... ___

Legend: Shaded cells are unused by the temperature indicator module.

15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

FIGURE 15-1: ADC BLOCK DIAGRAM

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- · ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- · Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRISx and ANSELx bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined				
	as a digital input may cause the input				
	buffer to conduct excess current.				

15.1.2 CHANNEL SELECTION

There are 7 channel selections available:

- AN<3:0> pins
- · Temperature Indicator
- DAC1_output
- FVR_buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to **Section 15.2.6 "ADC Conversion Procedure"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREFx bits in the ADCON1 register. The positive voltage reference source can be:

- VREF+ pin
- Vdd

The negative voltage reference (ref-) source is:

Vss

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software-selectable via the ADCSx bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- · Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (internal Fast RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods, as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 26.0 "Electrical Specifications**" for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock	Period (TAD)		Dev	vice Frequency (Fosc)			
ADC Clock Source	ADCS<2:0>	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
Fosc/2	000	100 ns	125 ns	250 ns	500 ns	2.0 μs	
Fosc/4	100	200 ns	250 ns	500 ns	1.0 μs	4.0 μs	
Fosc/8	001	400 ns	500 ns	1.0 μs	2.0 μs	8.0 μs	
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs	
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs	32.0 μs	
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs	16.0 μs	64.0 μs	
FRC	x11	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	

TABLE 15-1: ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note: The TAD period when using the FRC clock source can fall within a specified range (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.



FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the ADIE bit of the PIE1 register and the PEIE bit of the INTCON register must both be set, and the GIE bit of the INTCON register must be cleared. If all three of these bits are set, the execution will switch to the Interrupt Service Routine.

15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

FIGURE 15-3: 10-BIT ADC CONVERSION RESULT FORMAT



15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "ADC Conversion
	Procedure".

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their
	Reset state. Thus, the ADC module is
	turned off and any pending conversion is
	terminated.

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

The PWM module can trigger the ADC in two ways, directly through the PWMx_OFx_match or through the interrupts generated by all four match signals. See Section 22.0 "16-Bit Pulse-Width Modulation (PWM) Module". If the interrupts are chosen, each enabled interrupt in PWMxINTE will trigger a conversion. Refer to Figure 15-4 for more information.

See Table 15-2 for auto-conversion sources.

FIGURE 15-4: 16-BIT PWM INTERRUPT BLOCK DIAGRAM



TABLE 15-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
Comparator C1	C1OUT_sync
PWM1	PWM1_OF_match
PWM1	PWM1_interrupt
PWM2	PWM2_OF_match
PWM2	PWM2_interrupt
PWM3	PWM3_OF_match
PWM3	PWM3_interrupt

15.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure port:
 - Disable pin output driver (refer to the TRISx register)
 - Configure pin as analog (refer to the ANSELx register)
 - Disable weak pull-ups either globally (refer to the OPTION_REG register) or individually (refer to the appropriate WPUx register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - Select ADC input channel
 - Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- 4. Wait the required acquisition time.⁽²⁾
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.4 "ADC Acquisition Requirements".

EXAMPLE 15-1: ADC CONVERSION

```
; This code block configures the ADC
; for polling, Vdd and Vss references, FRC
;oscillator and AN0 input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
                     ;
         B'11110000' ;Right justify, FRC
MOVIW
                   ;oscillator
MOVWF
         ADCON1
                     ;Vdd and Vss Vref+
BANKSEL TRISA
BSF
         TRISA,0
                     ;Set RA0 to input
BANKSEL
        ANSEL
                     ;
BSF
         ANSEL,0
                     ;Set RA0 to analog
BANKSEL
         WPUA
BCF
         WPUA,0
                     ;Disable weak
                     ;pull-up on RA0
BANKSEL
         ADCON0
                     ;
         B'00000001' ;Select channel ANO
MOVLW
MOVWF
         ADCON0
                     ;Turn ADC On
         SampleTime ;Acquisiton delay
CALL
         ADCON0, ADGO ; Start conversion
BSF
BTFSC
         ADCON0, ADGO ; Is conversion done?
GOTO
         $-1
                    ;No, test again
BANKSEL ADRESH
                    ;
         ADRESH,W ;Read upper 2 bits
MOVE
MOVWF
         RESULTHI ;store in GPR space
BANKSEL
         ADRESL
                     ;
                     ;Read lower 8 bits
MOVF
         ADRESL,W
MOVWF
         RESULTLO
                     ;Store in GPR space
```

15.3 Register Definitions: ADC Control

U-0	R/W-0/0) R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
—			CHS<4:0>			GO/DONE	ADON			
bit 7							bit (
Legend:										
R = Readal	ole bit	W = Writable	bit							
u = Bit is ur	nchanged	x = Bit is unk	nown	U = Unimpler	mented bit, rea	id as '0'				
'1' = Bit is s	et	'0' = Bit is cle	ared	-n/n = Value	at POR and B	OR/Value at all o	other Resets			
bit 7	Unimplen	nented: Read as	ʻ0'							
bit 6-2	CHS<4:0>	. Analog Channe	I Select bits							
	00000 = /	AN0								
	00001 = /									
	00010 = /									
	00011 = /	-	nnol connocto	d						
	•	Reserved; no cha		u						
	•									
	•									
		Reserved; no cha		d						
		Temperature indic		· (2)						
		11110 = DAC (Digital-to-Analog Converter) ⁽²⁾ 11111 = FVR (Fixed Voltage Reference) Buffer 1 output ⁽³⁾								
bit 1										
		GO/DONE: ADC Conversion Status bit 1 = ADC conversion cycle is in progress								
		g this bit starts an		on cycle. This h	it is automatica	ally cleared by h	ardware whe			
		DC conversion ha								
		conversion compl		gress						
bit 0	ADON: AI	DC Enable bit								
	1 = ADC is	s enabled								
	0 = ADC is	s disabled and co	nsumes no op	erating current						
Note 1:	See Section 1	4.0 "Temperatur	e Indicator Mo	odule" for more	e information.					
2: 3	See Section 1	6.0 "5-Bit Digital	-to-Analog Co	onverter (DAC)	Module" for r	more informatio	n.			
. .		2.0 "Eixed Voltor		(EV/D)" for mor	o information					

REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

3: See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

REGISTER 15-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
ADFM		ADCS<2:0>	ADCS<2:0>		—	ADPRE	F<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	oit				
u = Bit is unc		x = Bit is unkn		II = I Inimpler	mented bit, read	l as '0'	
'1' = Bit is set	-	'0' = Bit is clea		•	at POR and BO		othor Posote
			lieu		at FOR and BO	rv value at all v	
bit 7	1 = Right jus	CResult Format S stified; six Most Si ified: six Least Sic	gnificant bits o				
bit 6-4	 0 = Left justified; six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded ADCS<2:0>: ADC Conversion Clock Select bits 000 = Fosc/2 001 = Fosc/8 010 = Fosc/32 011 = FRC (clock supplied from an internal RC oscillator) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64 111 = FRC (clock supplied from an internal RC oscillator) 						
bit 3-2	Unimpleme	nted: Read as '0	,				
bit 1-0	Unimplemented: Read as '0' ADPREF<1:0>: ADC Positive Voltage Reference Configuration bits 00 = VRPOS is connected to VDD 01 = Reserved 10 = VRPOS is connected to external VREF+ pin ⁽¹⁾ 11 = VRPOS is connected to internal Fixed Voltage Reference (FVR)						

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 26.0 "Electrical Specifications"** for details.

REGISTER 15-3: ADCON2: ADC CONTROL REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIGSEL	_<3:0> ⁽¹⁾		—	—	—	_
bit 7					•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unchanged x = Bit is unknown		U = Unimplemented bit, read as '0'					
'1' = Bit is set '0' = Bit is cleared			-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-4	TRIGSEL<3:0>: Auto-Conversion Trigger Selection bits ⁽¹⁾ 0000 = No auto-conversion trigger selected 0001 = PWM1 – PWM1_interrupt 0010 = PWM2 – PWM2_interrupt 0011 = Timer0 – T0_overflow ⁽²⁾ 0100 = Timer1 – T1_overflow ⁽²⁾ 0101 = Timer2 – T2_match 0110 = Comparator C1 – C1OUT_sync 0111 = PWM3 – PWM3_interrupt 1000 = PWM1 – PWM1_OF1_match 1001 = PWM2 – PWM2_OF2_match 1010 = PWM3 – PWM3_OF3_match 1011 = Reserved 1100 = Reserved 1101 = Reserved 1111 = Reserved 1111 = Reserved
bit 3-0	Unimplemented: Read as '0'
Note 1:	This is a rising edge sensitive input for all sources.

- **ote 1:** This is a rising edge sensitive input for all sources.
 - 2: Signal also sets its corresponding interrupt flag.

REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit				
u = Bit is uncha	anged	x = Bit is unkn	iown	U = Unimpler	nented bit, read	d as '0'	
'1' = Bit is set	' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other					other Resets	

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result.

REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES | S<1:0> | — | — | — | — | _ | — |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result.

bit 5-0 **Reserved**: Do not use

REGISTER 15-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	—	ADRE	S<9:8>
bit 7 bit C							

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result.

REGISTER 15-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result.

15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the Charge Holding Capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-5. The Source Impedance (RS) and the internal Sampling Switch Impedance (RSs) directly affect the time required to charge the capacitor, CHOLD. The Sampling Switch Impedance (RSs) varies over the device voltage (VDD); refer to Figure 15-5. The maximum recommended impedance for analog sources is 10 k Ω . As the

Source Impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) \qquad ;combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)
= 1.715\mus

Therefore:

$$TACQ = 2\mu s + 1.715\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.96\mu s

Note 1: The Reference Voltage (VRPOS) has no effect on the equation, since it cancels itself out.

- 2: The Charge Holding Capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	- CHS<4:0> GO/DONE ADON								135
ADCON1	ADFM		ADCS<2:0>	>	_	- ADPREF<1:0>		136	
ADCON2	TRIGSEL<3:0>				_	_			137
ADRESH	ADC Result Register High								138, 139
ADRESL	ADC Result Register Low								138, 139
ANSELA	—	_	_	ANSA4		ANSA<2:0>			114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	_	—	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	_	—	TMR2IF	TMR1IF	78
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA<2:0>			113
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0> ADFVR<1:0>		125	

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: — = unimplemented, read as '0'. Shaded cells are not used for the ADC module.

Note 1: Unimplemented, read as '1'.

2: PIC12(L)F1572 only.

16.0 5-BIT DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The positive input source (VSOURCE+) of the DAC can be connected to the:

- External VREF+ pin
- VDD supply voltage
- FVR buffered output

The negative input source (VSOURCE-) of the DAC can be connected to the:

Vss

The output of the DAC (DACx_output) can be selected as a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACxOUT1 pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACxCON0 register.





16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACxCON1 register.

The DAC output voltage can be determined by using Equation 16-1.

16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Table 26-16.

16.3 DAC Voltage Reference Output

The unbuffered DAC voltage can be output to the DACxOUTn pin(s) by setting the respective DACOEn bit(s) of the DACxCON0 register. Selecting the DAC reference voltage for output on either DACxOUTn pin automatically overrides the digital output buffer, the weak pull-up and digital input threshold detector functions of that pin.

EQUATION 16-1: DAC OUTPUT VOLTAGE

<u>IF DACEN = 1</u>

$$DACx_output = \left((VSOURCE + -VSOURCE -) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE -$$

Note: See the DACxCON0 register for the available VSOURCE+ and VSOURCE- selections.

Reading the DACxOUTn pin when it has been configured for DAC reference voltage output will always return a '0'.

Note: The unbuffered DAC output (DACxOUTn) is not intended to drive an external load.

16.4 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACxCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

16.5 Effects of a Reset

A device Reset affects the following:

- DACx is disabled.
- DACx output voltage is removed from the DACxOUTn pin(s).
- The DACR<4:0> range select bits are cleared.
16.6 Register Definitions: DAC Control

REGISTER 16-1: DACxCON0: DACx VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	U-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
DACEN	—	DACOE		DACP	SS<1:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	anged	x = Bit is unkn	iown	U = Unimpler	nented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BOF	R/Value at all c	other Resets
bit 7	DACEN: DAC	C Enable bit					
	1 = DACx is						
	0 = DACx is	disabled					
bit 6	Unimplemen	ted: Read as '	כ'				
bit 5	DACOE: DAG	C Voltage Outpu	ut Enable bit				
		Itage level is ou					
	0 = DACx vo	Itage level is di	sconnected fr	om the DACxC	OUT1 pin		
bit 4	Unimplemen	ted: Read as '	כ'				
bit 3-2	DACPSS<1:0	D>: DAC Positiv	e Source Sel	ect bits			
	11 = Reserve						
	10 = FVR_b						
	01 = VREF+ 00 = VDD	pin					
hit 1 0	•• ••	ted. Dood on W	. '				
bit 1-0	Unimplemen	ted: Read as '	J				

REGISTER 16-2: DACxCON1: DACx VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	_			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
DACxCON0	DACEN	_	DACOE		DACPSS<1:0>		_	_	145
DACxCON1	_	_	_		145				

Legend: — = Unimplemented location, read as '0'.

NOTES:

17.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- · Programmable input selection
- Comparator output is available internally/externally
- · Programmable output polarity
- · Interrupt-On-Change
- · Wake-up from Sleep
- Programmable speed/power optimization
- · PWM shutdown
- · Programmable and Fixed Voltage Reference

17.1 Comparator Overview

A single comparator is shown in Figure 17-2 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available for this device are listed in Table 17-1.

TABLE 17-1: AVAILABLE COMPARATORS

Device	C1
PIC12(L)F1571	•
PIC12(L)F1572	•



FIGURE 17-1: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM

FIGURE 17-2: SINGLE COMPARATOR



17.2 Comparator Control

The comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 17-1) contains control and status bits for the following:

- Enable
- · Output selection
- · Output polarity
- Speed/power selection
- Hysteresis enable
- · Output synchronization

The CMxCON1 register (see Register 17-2) contains control bits for the following:

- · Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

17.2.2 COMPARATOR POSITIVE INPUT SELECTION

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC1_output
- FVR_buffer2
- Vss

See Section 13.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "5-Bit Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

17.2.3 COMPARATOR NEGATIVE INPUT SELECTION

The CxNCH<2:0> bits of the CMxCON0 register direct one of the input sources to the comparator inverting input.

Note: To use CxIN+ and CxIN- pins as analog input, the appropriate bits must be set in the ANSELx register and the corresponding TRISx bits must also be set to disable the output drivers.

17.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- Corresponding TRISx bit must be cleared
- · CxON bit of the CMxCON0 register must be set

The synchronous comparator output signal (CxOUT_sync) is available to the following peripheral(s):

- Analog-to-Digital Converter (ADC)
- Timer1

The asynchronous comparator output signal (CxOUT_async) is available to the following peripheral(s):

- Complementary Waveform Generator (CWG)
 - **Note 1:** The CxOE bit of the CMxCON0 register overrides the port data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
 - The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

17.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-2 shows the output state versus input conditions, including polarity control.

TABLE 17-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

17.2.6 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1', which selects the Normal Speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.



17.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward-biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
 - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



17.4 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 26.0 "Electrical Specifications"** for more information.

17.5 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 19.5 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

17.5.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from the Cx comparator can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 19-1) for more information.

17.6 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the corresponding interrupt flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- · CxON and CxPOL bits of the CMxCON0 register
- · CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

17.7 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 26.0 "Electrical Specifications" for more details.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

17.8 Register Definitions: Comparator Control

REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0				
CxON	CxOUT	CxOE	CxPOL	—	CxSP	CxHYS	CxSYNC				
bit 7							bit 0				
• • • • • •											
Legend:	- 1-:4		L :4								
R = Readable		W = Writable									
u = Bit is unc	0	x = Bit is unkr		-	emented bit, read						
'1' = Bit is set	t	'0' = Bit is cle	ared	-n/n = value	at POR and BC	R/Value at all	other Resets				
bit 7	CxON: Com	parator Enable	bit								
	1 = Compara	ator is enabled									
	0 = Compara	ator is disabled	and consumes	no active pov	wer						
bit 6	CxOUT: Cor	mparator Output	bit								
		L (inverted polar	<u>ity):</u>								
	1 = CxVP <	-									
		0 = CxVP > CxVN If CxPOL = 0 (non-inverted polarity):									
	1 = CxVP >		bolanty).								
	0 = CxVP <	CxVN									
bit 5	CxOE: Com	parator Output Enable bit									
		•		equires that t	he associated TI	RISx bit be clea	ared to actually				
		pin, not affected by CxON									
L:1 4		is internal only									
bit 4		nparator Output	•	t Dit							
	 Comparator output is inverted Comparator output is not inverted 										
bit 3	-	nted: Read as '									
bit 2	•			t							
	-	CxSP: Comparator Speed/Power Select bit 1 = Comparator mode is in Normal Power, Higher Speed mode									
		ator mode is in l									
bit 1	CxHYS: Cor	xHYS: Comparator Hysteresis Enable bit									
		ator hysteresis									
	0 = Compar	ator hysteresis	is disabled								
bit 0		omparator Outp									
					ronous to chan	ges on Timer1	clock source;				
		pdated on the f ator output to T									
				ni is asyricili	01005						

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0				
CxINTP	CxINTN	CxINTN CxPCH<1:0>		_		CxNCH<2:0>					
bit 7	·				•		bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit								
u = Bit is uncl	nanged	x = Bit is unkr	nown	U = Unimpler	mented bit, rea	id as '0'					
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and B	OR/Value at all o	ther Resets				
	• • • • •										
bit 7		nparator Interru	•			0.01171.1					
		interrupt flag v upt flag will be			0 0						
bit 6		No interrupt flag will be set on a positive going edge of the CxOUT bit ITN: Comparator Interrupt on Negative Going Edge Enable bit									
on o	1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit										
		= No interrupt flag will be set on a negative going edge of the CxOUT bit									
bit 5-4	CxPCH<1:0>	:0>: Comparator Positive Input Channel Select bits									
		11 = CxVP connects to Vss									
	10 = CxVP connects to FVR Voltage Reference										
	01 = CxVP connects to DAC Voltage Reference 00 = CxVP connects to CxIN+ pin										
bit 3		ted: Read as '									
bit 2-0	CxNCH<1:0>	xNCH<1:0>: Comparator Negative Input Channel Select bits									
		111 = CxVN connects to GND									
		110 = CxVN connects to FVR Voltage Reference									
	101 = Reser 100 = Reser										
	011 = Reser										
	010 = Reser										
		connects to Ca	•								
	$000 = C \times V N$	connects to C	kIN0- pin								

REGISTER 17-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0/0
_	_	_		_		_	MC1OUT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-1 Unimplemented: Read as '0'

bit 0 MC10UT: Mirror Copy of C10UT bit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—	_	ANSA4	_		ANSA<2:0>	>	114
CM1CON0	C10N	C10UT	C10E	C1POL		C1SP	C1HYS	C1SYNC	151
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	—	C	C1NCH<2:0	>	152
CMOUT	_	—	_	—	—	_	_	MC1OUT	152
DAC1CON0	DACEN	—	DACOE	—	DACPS	PSS<1:0> — —		—	145
DAC1CON1	_	—	—		145				
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAF\	/R<1:0>	ADFVI	R<1:0>	125
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE2	_	—	C1IE	—	_	_	_	—	76
PIR2	_	_	C1IF	_		_	_	_	79
PORTA	_	—	RA5	RA4	RA3	RA<2:0>			113
LATA	_		LATA5	LATA4	_	LATA<2:0>			114
TRISA	_	—	TRISA5	TRISA4	_(1)	-	TRISA<2:0>	>	113

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Note 1: Unimplemented, read as '1'.

NOTES:

18.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-Bit Timer/Counter register (TMR0)
- 3-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 18-1 is a block diagram of the Timer0 module.

18.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

18.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle if used without a prescaler. The 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted in order to account for the two instruction cycle delay when TMR0 is written.

FIGURE 18-1: TIMER0 BLOCK DIAGRAM

Rev. 10-000017A 8/5/2013 TMR0CS Fosc/4 PSA T0CKI⁽¹⁾ T0_overflow 0 T0CKI 1 TMR0 Sync Circuit Prescaler 1 0 Fosc/2 Q1 write R to TMR0 TMR0SE set bit PS<2:0> TMR0IF Note 1: The T0CKI prescale output frequency should not exceed Fosc/8.

18.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

In 8-Bit Counter mode, the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.

18.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own							
	independent prescaler.							

There are eight prescaler options for the Timer0 module, ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

18.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the							
	processor from Sleep since the timer is							
	frozen during Sleep.							

18.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 26.0 "Electrical Specifications".

18.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

18.2 Register Definitions: Option Register

REGISTER 18-1: OPTION_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit							
u = Bit is unch	nanged	x = Bit is unki	nown	U = Unimpler	nented bit, read	1 as '0'				
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
bit 7		ak Pull-Up Ena								
		pull-ups are dis								
h :+ 0	•	II-ups are enab	•		values					
bit 6		errupt Edge Sel								
		 1 = Interrupt on rising edge of INT pin 0 = Interrupt on falling edge of INT pin 								
bit 5	•	TMR0CS: Timer0 Clock Source Select bit								
	1 = Transition on T0CKI pin									
	0 = Internal i	nstruction cycle	clock (Fosc/4	1)						
bit 4	TMR0SE: Timer0 Source Edge Select bit									
	 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin 									
		-		TOCKI pin						
bit 3		PSA: Prescaler Assignment bit								
		r is not assigne r is assigned to								
bit 2-0		escaler Rate Se		ouule						
DIL 2-0										
	Bit	Value Timer0								
		000 1:2								
		001 1:4 010 1:8								
		011 1:1								
		100 1:3								
		101 1:6								

TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1:128

1 : 256

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2		TRIGSE	EL<3:0>		—	_	_	_	137
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		157
TMR0	Holding Register for the 8-bit Timer0 Count							155*	
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	113

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

* Page provides register information.

110

111

Note 1: Unimplemented, read as '1'.

NOTES:

19.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit Timer/Counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow

- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC auto-conversion trigger(s)
- Selectable gate source polarity
- Gate Toggle mode
- · Gate Single-Pulse mode
- Gate value status
- Gate event interrupt
- Figure 19-1 is a block diagram of the Timer1 module.



FIGURE 19-1: TIMER1 BLOCK DIAGRAM

19.1 Timer1 Operation

TABLE 19-1:

1

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 19-1 displays the Timer1 enable selections.

TIMER1 ENABLE

SELECTIONS						
TMR10N	TMR1GE	Timer1 Operation				
0	0	Off				
0	1	Off				
1	0	Always On				

1

Count Enabled

19.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 19-2 displays the clock source selections.

19.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc, as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- · C1 or C2 comparator input to Timer1 gate

19.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high, then Timer1 is enabled (TMR1ON = 1) when T1CKI is low

TABLE 19-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T1OSCEN ⁽¹⁾	Clock Source		
11	x	LFINTOSC		
10	x	External Clocking on T1CKI Pin		
01	x	System Clock (Fosc)		
0 0	x	Instruction Clock (Fosc/4)		

Note 1: T1OSCEN is not available for these devices.

19.3 Timer1 Prescaler

Timer1 has four prescaler options, allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPSx bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

19.4 Timer1 Operation in Asynchronous Counter Mode

If control bit, T1SYNC, of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 19.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

19.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

19.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

19.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 19-3 for timing details.

TABLE 19-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
1	0	0	Counts
\uparrow	0	1	Holds Count
\uparrow	1	0	Holds Count
\uparrow	1	1	Counts

19.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 19-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 19-4: TIMER1 GATE SOURCES

T1GSS<1:0>	Timer1 Gate Source
00	Timer1 Gate Pin (T1G)
01	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)
10	Comparator 1 Output (C1OUT_sync) ⁽¹⁾
11	Reserved

Note 1: Optionally synchronized comparator output.

19.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

19.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

19.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 19-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

19.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 19-5 for timing details.

If the Single-Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 19-6 for timing details.

19.5.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

19.6 **Timer1 Interrupt**

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

The TMR1H:TMR1L register pair and the Note: TMR1IF bit should be cleared before enabling interrupts.

19.7 **Timer1 Operation During Sleep**

Timer1 can only operate during Sleep when set up in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- · TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured



The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

ALTERNATE PIN LOCATIONS 19.7.1

This module incorporates I/O pins that can be moved to other locations with the use of the Alternate Pin Function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.

PIC12(L)F1571/2



FIGURE 19-4: TIMER1 GATE TOGGLE MODE



IGURE 19-5:	TIMER1 GATE SINGLE-PULSE MODE
TMR1GE	
T1GPOL	
T1GSPM T <u>1GGO/</u> DONE	Cleared by Hardware on Falling Edge of T1GVAL
t1g_in	Counting Enabled on Rising Edge of T1G
T1CKI	
T1GVAL	
Timer1	N N + 1 N + 2
TMR1GIF	Cleared by Software Cleared by Software Set by Hardware on Software Falling Edge of T1GVAL

PIC12(L)F1571/2

FIGURE 19-6: TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE TMR1GE T1GPOL T1GSPM T1GTM T1GGO/ Cleared by Hardware on DONE Set by Software Falling Edge of T1GVAL Counting Enabled on Rising Edge of T1G * t1g_in T1CKI T1GVAL N + 1 Timer1 Ν N + 2 N + 3 N + 4 Set by Hardware on Cleared by Software TMR1GIF - Cleared by Software Falling Edge of T1GVAL -•

19.8 Register Definitions: Timer1 Control

REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>			T1SYNC	_	TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits 11 = Timer1 clock source is the LFINTOSC 10 = Timer1 clock source is the T1CKI pin (on the rising edge)
	01 = Timer1 clock source is the system clock (Fosc) 00 = Timer1 clock source is the instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value
bit 3	Unimplemented: Read as '0'
bit 2	T1SYNC: Timer1 Synchronization Control bit
	 1 = Does not synchronize the asynchronous clock input 0 = Synchronizes the asynchronous clock input with the system clock (Fosc)
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 and clears Timer1 gate flip-flop

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u		
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>		
bit 7							bit (
Legend:									
R = Readable	e bit	W = Writable	bit	HC = Hardwa	re Clearable bi	t			
u = Bit is uncl	hanged	x = Bit is unkr	nown	U = Unimplem	nented bit, read	1 as '0'			
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	t POR and BO	R/Value at all	other Resets		
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored. <u>= 1:</u> counting is cont	rolled by the T	imer1 gate func	tion				
bit 6	 0 = Timer1 counts regardless of Timer1 gate function T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low) 								
bit 5	T1GTM: Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared Timer1 gate flip-flop toggles on every rising edge.								
bit 4	TIGSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 Gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 Gate Single-Pulse mode is disabled								
bit 3	TIGGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started								
bit 2	T1GVAL: Timer1 Gate Value Status bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffecte by Timer1 Gate Enable bit (TMR1GE).								
bit 1-0	11 = Reserve 10 = Compar 01 = Timer0		d output (C1OU	IT_sync)					

REGISTER 19-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA				ANSA4	_	ANSA<2:0>		114	
APFCON	RXDTSEL	CWGASEL	CWGBSEL	_	T1GSEL	TXCKSEL	P2SEL	P1SEL	110
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
OSCSTAT	—	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	56
PIE1	TMR1GIE	ADIE	RCIE ⁽²⁾	TXIE ⁽²⁾	_	_	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽²⁾	TXIF ⁽²⁾	_	_	TMR2IF	TMR1IF	79
TMR1H	Holding Re	gister for the	Most Signific	ant Byte of	the 16-bit TM	MR1 Count			163*
TMR1L	Holding Re	gister for the	Least Signifi	cant Byte of	the 16-bit T	MR1 Count			163*
TRISA	—	_	TRISA	<5:4>	_(1)	Т	RISA<2:0>	>	113
T1CON	TMR10	CS<1:0>	T1CKPS<1:0>		_	T1SYNC		TMR10N	167
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	T1GSS<1:0>	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

2: PIC12(L)F1572 only.

NOTES:

20.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-Bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16 and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

See Figure 20-1 for a block diagram of Timer2.







Fosc/4		Re: 1000020A 7002013
Prescale	1:4	
PR2 <	0x03	
TMR2 0x00 0x01 0x02	0x03	0x00 X 0x01 X 0x02 X
T2_match	Pulse Width ⁽¹⁾	
Note 1: The Pulse Width of T2_match is equal to	the scaled inpu	it of TMR2.

20.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 20.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · A write to the TMR2 register
- · A write to the T2CON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction

Note:	TMR2	is	not	cleared	when	T2CON	is
	written.						

20.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (T2_match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

20.3 Timer2 Output

The output of TMR2 is T2_match.

The T2_match signal is synchronous with the system clock. Figure 20-3 shows two examples of the timing of the T2_match signal relative to Fosc and prescale value, T2CKPS<1:0>. The upper diagram illustrates 1:1 prescale timing and the lower diagram, 1:X prescale timing.





20.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

20.5 **Register Definitions: Timer2 Control**

REGISTER 20-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0)/0 R/\	V-0/0	R/W-0/0	R/W-0/0	R/W-0	/0 R/V	V-0/0 I	R/W-0/0				
_			T2OUTPS<	:3:0>		TMR20	ON	T2CKPS<1	:0>				
bit 7						•			bit 0				
Legend:													
R = Readal	ole bit	VV = V	Vritable bit										
u = Bit is ur	= Bit is unchanged x = Bit is unknown U = Unimplemented bit, read as '0'												
'1' = Bit is s	s set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other												
bit 7	Unimple	Unimplemented: Read as '0'											
bit 6-3	T2OUT	PS<3:0>: Tir	mer2 Outpu	t Postscale	r Select bits								
	0000 =	1:1 Postsca	ler										
		1:2 Postsca											
		1:3 Postscal 1:4 Postscal	-										
		1:5 Postscal											
		1:6 Postsca											
		1:7 Postsca											
		1:8 Postscal 1:9 Postscal											
		1:10 Postsca											
		1:11 Postsca											
	1011 =	1:12 Postsc	aler										
		1:13 Postsc											
		1:14 Postsc 1:15 Postsc											
		1:16 Postsc											
bit 2	TMR2O	N: Timer2 O	n bit										
	1 = Tim	er2 is on											
	0 = Tim	er2 is off											
bit 1-0	T2CKPS	S<1:0>: Tim	er2 Clock P	rescale Sel	ect bits								
		escaler is 1											
		escaler is 4 escaler is 16											
		escaler is 64											
TABLE 20	1: SUM		REGISTER	RS ASSO		TH TIMER	2						
NI	D:4 7			D!4.4	D:4 0	D:+ 0		DHA	Register				
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	on Page				
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74				
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	—	TMR2IE	TMR1IE	75				
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	—	TMR2IF	TMR1IF	78				
PR2	Timer2 Mo	dule Period	Register						171*				
T2CON			-	PS<3:0>		TMR2ON	T2CKF	·S<1:0>	173				
TMR2	Holding Re	gister for the				1	1		171*				
L	Holding Register for the 8-bit TMR2 Count												

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

* Page provides register information.

Note 1: PIC12(L)F1572 only.

PIC12(L)F1571/2

NOTES:

21.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 21-1 and Figure 21-2.

FIGURE 21-1: EUSART TRANSMIT BLOCK DIAGRAM



PIC12(L)F1571/2





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 21-1, Register 21-2 and Register 21-3, respectively.

When the receiver or transmitter section is not enabled, then the corresponding RX or TX pin may be used for general purpose input and output.

21.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard Non-Return-to-Zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port Idles in the mark state. Each character transmission consists of one Start bit, followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 21-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

21.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 21-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

21.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSELx bit.

Note: The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

21.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

21.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit Idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true Idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See Section 21.5.1.2 "Clock Polarity".

21.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of the TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

21.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

21.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR register immediately after the TXREG is written.

A special 9-Bit Address mode is available for use with multiple receivers. See **Section 21.1.2.7** "Address **Detection**" for more information on this mode.

21.1.1.7 Asynchronous Transmission Setup

- Initialize the SPBRGH/SPBRGL register pair, and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set the SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



FIGURE 21-3: ASYNCHRONOUS TRANSMISSION

FIGURE 21-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	186
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	_	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185*
SPBRGL	BRG<7:0>								
SPBRGH	BRG<15:8>								
TXREG	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

 TABLE 21-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission. * Page provides register information.

Note 1: PIC12(L)F1572 only.

21.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 21-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

21.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note: If the RX/DT function is on an analog pin, the corresponding ANSELx bit must be cleared for the receiver to function.

21.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds, then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character; otherwise, the framing error is cleared for this character. See Section 21.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.



21.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.
21.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive										
	FIFO have framing errors, repeated reads										
	of the RCREG will not clear the FERR bit.										

21.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read, but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

21.1.2.6 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

21.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

21.1.2.8 Asynchronous Reception Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

21.1.2.9 9-Bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH/SPBRGL register pair, and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



FIGURE 21-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	186
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	_	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78
RCREG			EUS	ART Receiv	e Data Reg	gister			180*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185*
SPBRGL				BRG	<7:0>				187*
SPBRGH				BRG<	:15:8>				187*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

TABLE 21-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous reception. * Page provides register information.

Note 1: PIC12(L)F1572 only.

21.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the Internal Oscillator Block (INTOSC) output. However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate.

The Auto-Baud Detect feature (see Section 21.4.1 "Auto-Baud Detect") can be used to compensate for changes in the INTOSC frequency.

There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

21.3 Register Definitions: EUSART Control

REGISTER 21-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		•	•	•			bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit				
u = Bit is und	hanged	x = Bit is unk	nown	U = Unimple	mented bit, read	as '0'	
'1' = Bit is se	t	'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all (other Resets
bit 7	CSRC: Cloc	k Source Select	bit				
	<u>Asynchronou</u>	<u>us mode:</u>					
	Don't care.						
	Synchronous						
		node (clock gei ode (clock from					
bit 6		ansmit Enable		,			
	1 = Selects	9-bit transmissi	on				
	0 = Selects	8-bit transmissi	on				
bit 5	TXEN: Trans	smit Enable bit ^{(*}	1)				
	1 = Transmi						
	0 = Transmi						
bit 4		ART Mode Sele	ect bit				
	1 = Synchro 0 = Asynchr						
bit 3	•	nd Break Chara	otor bit				
DIL 3	Asynchronou						
			ext transmiss	ion (cleared by	hardware upon	completion)	
		eak transmissio		, j		, ,	
	Synchronous	<u>s mode:</u>					
	Don't care.						
bit 2	•	Baud Rate Sel	ect bit				
	Asynchronou 1 = High spe						
	1 = High spin0 = Low spectrum						
	Synchronous						
	Unused in th						
bit 1	TRMT: Trans	smit Shift Regis	ter Status bit				
	1 = TSR is e						
	0 = TSR is f						
bit 0	TX9D: Ninth	bit of Transmit	Data				
	-	ess/data bit or a					

	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7	•		•				bit (
Legend:							
R = Readable	bit	W = Writable	bit				
u = Bit is unch	nanged	x = Bit is unkr	nown	U = Unimplen	nented bit, read	as '0'	
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
h # 7		l Dant Enable bi					
bit 7		I Port Enable bi ort is enabled (c		DT and TV/CK	nine as sorial r	ort nine)	
		ort is disabled (I			pins as senai p	ort pins)	
bit 6	RX9: 9-Bit R	eceive Enable I	pit				
		9-bit reception 8-bit reception					
bit 5	SREN: Singl	e Receive Enat	ole bit				
	<u>Asynchronou</u> Don't care.	<u>is mode:</u>					
		s mode – Maste	<u>r:</u>				
		single receive single receive					
		ared after receive	otion is comple	ete.			
		mode – Slave:	-				
bit 4		inuous Receive	Enable bit				
	Asynchronou						
	1 = Enables	receiver					
	0 = Disables						
	Synchronous	<u>s mode:</u> continuous rec	oivo until onat	ole hit CREN is	cleared (CREN	l overrides SPI	
							_11)
	0 = Disables	s continuous red	eive				
bit 3		s continuous rec dress Detect En					
bit 3	ADDEN: Add		able bit				
bit 3	ADDEN: Add Asynchronou 1 = Enables	dress Detect En <u>is mode 9-bit (F</u> address detect	able bit 2 <u>X9 = 1):</u> ion, enables ir	•			
bit 3	ADDEN: Add Asynchronou 1 = Enables 0 = Disables	dress Detect En <u>is mode 9-bit (F</u> address detect address detect	able bit 2 <u>X9 = 1):</u> ion, enables ir tion, all bytes	•			
bit 3	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou	dress Detect En <u>is mode 9-bit (F</u> address detect	able bit 2 <u>X9 = 1):</u> ion, enables ir tion, all bytes	•			
	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care.	dress Detect En is mode 9-bit (F address detect address detec is mode 8-bit (F	able bit 2 <u>X9 = 1):</u> ion, enables ir tion, all bytes	•			
	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care. FERR: Fram	dress Detect En is mode 9-bit (F address detect address detect is mode 8-bit (F ing Error bit	able bit (X9 = 1): ion, enables in tion, all bytes (X9 = 0):	are received ar	nd ninth bit can	be used as par	rity bit
	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care. FERR: Fram	dress Detect En <u>is mode 9-bit (F</u> address detect address detect address detect <u>is mode 8-bit (F</u> ing Error bit error (can be u	able bit (X9 = 1): ion, enables in tion, all bytes (X9 = 0):	are received ar	nd ninth bit can	be used as par	rity bit
bit 3 bit 2 bit 1	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care. FERR: Fram 1 = Framing	dress Detect En <u>is mode 9-bit (F</u> address detect address detect <u>is mode 8-bit (F</u> ing Error bit error (can be u ing error	able bit (X9 = 1): ion, enables in tion, all bytes (X9 = 0):	are received ar	nd ninth bit can	be used as par	rity bit
bit 2	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care. FERR: Fram 1 = Framing 0 = No frami OERR: Over 1 = Overrun	dress Detect En is mode 9-bit (F address detect address detect address detect is mode 8-bit (F ing Error bit error (can be u ing error run Error bit error (can be c	able bit (X9 = 1): ion, enables in tion, all bytes (X9 = 0): pdated by rea	are received ar	nd ninth bit can egister and rece	be used as par	rity bit
bit 2	ADDEN: Add Asynchronou 1 = Enables 0 = Disables Asynchronou Don't care. FERR: Fram 1 = Framing 0 = No frami OERR: Over 1 = Overrun 0 = No over	dress Detect En is mode 9-bit (F address detect address detect address detect is mode 8-bit (F ing Error bit error (can be u ing error run Error bit error (can be c	able bit (2X9 = 1): ion, enables in tion, all bytes (2X9 = 0): pdated by rea leared by clea	are received ar	nd ninth bit can egister and rece	be used as par	rity bit

REGISTER 21-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0						
ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN						
bit 7							bit (
Legend:													
R = Readable	e bit	W = Writable	e bit										
u = Bit is unc	hanged	x = Bit is unl	known	U = Unimplen	nented bit, rea	d as '0'							
'1' = Bit is set	t	'0' = Bit is cl	eared	-n/n = Value a	at POR and BC	R/Value at all c	other Resets						
bit 7	-		ct Overflow bit										
	Asynchronou	<u>us mode:</u> ud timer overflo	wod										
		ud timer did no											
	Synchronous												
	Don't care.												
bit 6	RCIDL: Rec	eive Idle Flag b	bit										
	<u>Asynchronou</u>												
	1 = Receiver				•								
			ived and the red	ceiver is receiv	ing								
	Synchronous Don't care.	s mode.											
bit 5	Unimpleme	nted: Read as	'0'										
bit 4	SCKP: Sync	hronous Clock	Polarity Select	bit									
	Asynchronou	Asynchronous mode:											
			to the TX/CK										
			data to the TX	/CK pin									
	<u>Synchronous</u>		g edge of the c	lock									
			ng edge of the c										
bit 3		Bit Baud Rate											
	1 = 16-bit Ba	aud Rate Gene	erator is used										
	0 = 8-bit Ba	ud Rate Gener	ator is used										
bit 2	Unimpleme	nted: Read as	'0'										
bit 1	WUE: Wake	-up Enable bit											
	Asynchronou												
		er is waiting for tically clear after		no character w	ill be received,	RCIF bit will be	set, WUE wi						
		r is operating i											
	Synchronous		·····,										
	Don't care												
bit 0	ABDEN: A.u	ito-Baud Detec	t Enable bit										
	<u>Asynchronou</u>												
			le is enabled (c	lears when aut	o-baud is com	plete)							
	0 = Auto-Ba	ud Detect mod	ae is disabled										
	Synchronous												

REGISTER 21-3: BAUDCON: BAUD RATE CONTROL REGISTER

21.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH/SPBRGL register pair determines the period of the free-running baud rate timer. In Asynchronous mode, the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 21-3 contains the formulas for determining the baud rate. Example 21-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 21-3. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH/SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

EXAMPLE 21-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

 $Desired Baud Rate = \frac{Fosc}{64([SPBRGH:SPBRGL] + 1)}$ Solving for SPBRGH:SPBRGL: $\frac{Fosc}{Desired Baud Rate}$

 $X = \frac{\overline{Desired Baud Rate}}{64} - 1$ $= \frac{\frac{16000000}{9600}}{64} - 1$ = [25.042] = 25Calculated Baud Rate = $\frac{16000000}{64(25+1)}$ = 9615Error = $\frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$ $= \frac{(9615 - 9600)}{9600} = 0.16\%$

TABLE 21-3: BAUD RATE FORMULAS

C	onfiguration B	its		Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Kale Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

Legend: x = Don't care; n = value of SPBRGH/SPBRGL register pair.

TABLE 21-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	DOVF RCIDL — SCKP BRG16 — WUE ABDEN						186		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185	
SPBRGL				BRG	<7:0>				187*	
SPBRGH		BRG<15:8>								
TXSTA	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D							184		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

* Page provides register information.

					SYNC	; = 0, BRGH	i = 0, BRC	G16 = 0				
BAUD	Foso	: = 20.00	0 MHz	Foso	= 18.43	2 MHz	Foso	: = 16.00	0 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)
300		_	_	_	_	_	_	_	_		_	_
1200	1221	1.73	255	1200	0.00	239	1202	0.16	207	1200	0.00	143
2400	2404	0.16	129	2400	0.00	119	2404	0.16	103	2400	0.00	71
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17
10417	10417	0.00	29	10286	-1.26	27	10417	0.00	23	10165	-2.42	16
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8
57.6k	—	_	_	57.60k	0.00	7	—	_	_	57.60k	0.00	2
115.2k	—	_	—	—	_	—	—		—	—	_	—

TABLE 21-5: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Foso	; = 3.686	4 MHz	Fos	c = 1.00) MHz			
-	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)			
300		_	_	300	0.16	207	300	0.00	191	300	0.16	51			
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12			
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—			
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_			
10417	10417	0.00	11	10417	0.00	5	—	_	_	—	_	_			
19.2k	—	_	_	_	_	_	19.20k	0.00	2	—	_	_			
57.6k	—	_	_	—	_	_	57.60k	0.00	0	—	_	_			
115.2k	—	_	_	—	_	_	—	_	_	—	—	—			

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Fosc	: = 20.00	0 MHz	Foso	: = 18.43	2 MHz	Fosc = 16.000 MHz			Fosc	Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)			
300	—	_	_			_		_		_	_	_			
1200	—	—	—	—	_	—	—	—	—	—	—	—			
2400	—	—	—	—	_	—	—	—	—	—	—	—			
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71			
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65			
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35			
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11			
115.2k	113.64k	-1.36	10	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5			

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fos	c = 8.000) MHz	Fos	c = 4.000) MHz	Foso	: = 3.686	4 MHz	Fosc = 1.000 MHz			
	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	
300	_	_	_		_	_		_	_	300	0.16	207	
1200	—	_	—	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	—	—	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_	
57.6k	55556	-3.55	8	—	_	—	57.60k	0.00	3	—	_	_	
115.2k	—	_	_	—	_	_	115.2k	0.00	1	—	_	—	

TABLE 21-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	; = 0, BRGH	I = 0, BRG	616 = 1				
BAUD	Fosc	= 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc	: = 16.00	0 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)
300	300.0	-0.01	4166	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303
1200	1200	-0.03	1041	1200	0.00	959	1200.5	0.04	832	1200	0.00	575
2400	2399	-0.03	520	2400	0.00	479	2398	-0.08	416	2400	0.00	287
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	56.818	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	113.636	-1.36	10	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5

		SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual % Value Rate Error (decimal)		Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)			
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207		
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51		
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25		
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	—		
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5		
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	—	—		
57.6k	55556	-3.55	8	—		—	57.60k	0.00	3	—	_	—		
115.2k	—	_	—	_	_	—	115.2k	0.00	1	_	_	—		

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)		
300	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	13332	300.0	0.00	9215		
1200	1200	-0.01	4166	1200	0.00	3839	1200.1	0.01	3332	1200	0.00	2303		
2400	2400	0.02	2082	2400	0.00	1919	2399.5	-0.02	1666	2400	0.00	1151		
9600	9597	-0.03	520	9600	0.00	479	9592	-0.08	416	9600	0.00	287		
10417	10417	0.00	479	10425	0.08	441	10417	0.00	383	10433	0.16	264		
19.2k	19.23k	0.16	259	19.20k	0.00	239	19.23k	0.16	207	19.20k	0.00	143		
57.6k	57.47k	-0.22	86	57.60k	0.00	79	57.97k	0.64	68	57.60k	0.00	47		
115.2k	116.3k	0.94	42	115.2k	0.00	39	114.29k	-0.79	34	115.2k	0.00	23		

TABLE 21-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)	Actual Rate	% Error	SPBRG Value (decimal)		
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832		
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207		
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103		
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25		
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23		
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12		
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	—		
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	—		

21.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U"), which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges, including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 21-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 21-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH/SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register, the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits, as shown in Table 21-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Detection will occur on the byte <u>following</u> the Break character (see Section 21.4.3 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 21-6:	BRG COUNTER CLOCK RATES
IADLL ZI-U.	BIG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

Note: During the ABD sequence, the SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of the BRG16 setting.

FIGURE 21-6: AUTOMATIC BAUD RATE CALIBRATION



21.4.2 AUTO-BAUD OVERFLOW

During the course of Automatic Baud Detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. The overflow condition will set the RCIF flag. The counter continues to count until the fifth rising edge is detected on the RX pin. The RCIDL bit will remain false ('0') until the fifth rising edge, at which time, the RDICL bit will set. If the RCREG is read after the overflow occurs, but before the fifth rising edge, the fifth rising edge will set the RCIF again.

Terminating the auto-baud process early to clear an overflow condition will prevent proper detection of the Sync character fifth rising edge. If any falling edges of the Sync character have not yet occurred when the ABDEN bit is cleared, then those will be falsely detected as Start bits. The following steps are recommended to clear the overflow condition:

- 1. Read RCREG to clear RCIF.
- 2. If RCIDL is zero, then wait for RCIF and repeat Step 1.
- 3. Clear the ABDOVF bit.

21.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 21-7), and asynchronously if the device is in Sleep mode (Figure 21-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

21.4.3.1 Special Considerations

Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled, the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times; 13-bit times are recommended for LIN bus or any number of bit times for standard RS-232 devices.

Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.





FIGURE 21-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



21.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by twelve '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 21-9 for the timing of the Break character sequence.

21.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

21.4.5 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when:

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the auto-wake-up feature described in **Section 21.4.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.





© 2013-2015 Microchip Technology Inc.

21.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective Receive and Transmit Shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

21.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

21.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

21.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

21.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

21.5.1.4 Synchronous Master Transmission Setup

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 21.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits, SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.



FIGURE 21-10: SYNCHRONOUS TRANSMISSION





TABLE 21-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	186		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74		
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	—	—	TMR2IE	TMR1IE	75		
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185		
SPBRGL				BRG	<7:0>				187*		
SPBRGH		BRG<15:8>									
TXREG		EUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master transmission. * Page provides register information.

21.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character, the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two-character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSELx bit must be
	cleared for the receiver to function.

21.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSELx bit must be cleared.

21.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens, the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear, then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set, then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

21.5.1.8 Receiving 9-Bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

21.5.1.9 Synchronous Master Reception Setup

- 1. Initialize the SPBRGH/SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSELx bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 4. Ensure bits, CREN and SREN, are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit, RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit, RCIF, will be set when reception of a character is complete. An interrupt will be generated if the enable bit, RCIE, was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

-160KE 21-12.	STNCHRONOUS RECEPTION (MASTER MODE, SREN)		
RX/DT Pin TX/CK Pin (SCKP = 0)	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6	bit	7
TX/CK Pin (SCKP = 1)			
Write to SREN bit			
CREN bit '0'			ʻ0'
RCIF bit (Interrupt) Read RCREG			

FIGURE 21-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

TABLE 21-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	186		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74		
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	—	_	TMR2IE	TMR1IE	75		
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78		
RCREG			EUS	ART Receiv	ve Data Reg	jister			180*		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185		
SPBRGL				BRG	<7:0>				187*		
SPBRGH		BRG<15:8>									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

* Page provides register information.

21.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in Transmit mode; otherwise, the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

21.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes is identical (see Section 21.5.1.3 "Synchronous Master Transmission"), except in the case of Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 21.5.2.2 Synchronous Slave Transmission Setup
- 1. Set the SYNC and SPEN bits, and clear the CSRC bit.
- 2. Clear the ANSELx bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

TABLE 21-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16	_	WUE	ABDEN	186		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74		
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	_	_	TMR2IE	TMR1IE	75		
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185		
TXREG		EUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184		

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission. * Page provides register information.

21.5.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 21.5.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore, the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 21.5.2.4 Synchronous Slave Reception Setup
- 1. Set the SYNC and SPEN bits, and clear the CSRC bit.
- 2. Clear the ANSELx bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register, and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 21-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN	186
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	74
PIE1	TMR1GIE	ADIE	RCIE ⁽¹⁾	TXIE ⁽¹⁾	—	—	TMR2IE	TMR1IE	75
PIR1	TMR1GIF	ADIF	RCIF ⁽¹⁾	TXIF ⁽¹⁾	_	_	TMR2IF	TMR1IF	78
RCREG			EUS	ART Receiv	ve Data Reg	jister			180*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	185
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	184

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave reception. * Page provides register information.

NOTES:

22.0 16-BIT PULSE-WIDTH MODULATION (PWM) MODULE

The Pulse-Width Modulation (PWM) module generates a pulse-width modulated signal determined by the phase, duty cycle, period and offset event counts that are contained in the following registers:

- PWMxPH register
- PWMxDC register
- PWMxPR register
- PWMxOF register

Figure 22-1 shows a simplified block diagram of the PWM operation.

Each PWM module has four modes of operation:

- Standard
- Set On Match
- Toggle On Match
- · Center-Aligned

For a more detailed description of each PWM mode, refer to **Section 22.2 "PWM Modes"**.

Each PWM module has four Offset modes:

- Independent Run
- · Slave Run with Synchronous Start
- · One-Shot Slave with Synchronous Start
- Continuous Run Slave with Synchronous Start and Timer Reset

Using the Offset modes, each PWM module can offset its waveform relative to any other PWM module in the same device. For a more detailed description of the Offset modes, refer to **Section 22.3 "Offset Modes"**.

Every PWM module has a configurable reload operation to ensure all event count buffers change at the end of a period, thereby avoiding signal glitches. Figure 22-2 shows a simplified block diagram of the reload operation. For a more detailed description of the reload operation, refer to Section 22.4 "Reload Operation".





PIC12(L)F1571/2

FIGURE 22-2: LOAD TRIGGER BLOCK DIAGRAM



22.1 Fundamental Operation

The PWM module produces a 16-bit resolution pulse-width modulated output.

Each PWM module has an independent timer driven by a selection of clock sources determined by the PWMxCLKCON register (Register 22-4). The timer value is compared to event count registers to generate the various events of a the PWM waveform, such as the period and duty cycle. For a block diagram describing the clock sources, refer to Figure 22-3.

Each PWM module can be enabled individually using the EN bit of the PWMxCON register, or several PWM modules can be enabled simultaneously using the mirror bits of the PWMEN register.

The current state of the PWM output can be read using the OUT bit of the PWMxCON register. In some modes, this bit can be set and cleared by software, giving additional software control over the PWM waveform. This bit is synchronized to Fosc/4 and therefore, does not change in real time with respect to the PWM_clock.

Note: If PWM_clock > Fosc/4, the OUT bit may not accurately represent the output state of the PWM.

FIGURE 22-3:

PWM CLOCK SOURCE BLOCK DIAGRAM



22.1.1 PWMx PIN CONFIGURATION

All PWM outputs are multiplexed with the PORT data latch, so the pins must also be configured as outputs by clearing the associated PORT TRISx bits.

The slew rate feature may be configured to optimize the rate to be used in conjunction with the PWM outputs. High-speed output switching is attained by clearing the associated PORT SLRCONx bits.

The PWM outputs can be configured to be open-drain outputs by setting the associated PORT ODCONx bits.

22.1.2 PWMx Output Polarity

The output polarity is inverted by setting the POL bit of the PWMxCON register. The polarity control affects the PWM output even when the module is not enabled.

22.2 PWM Modes

PWM modes are selected with the MODE<1:0> bits of the PWMxCON register (Register 22-1).

In all PWM modes, an offset match event can also be used to synchronize the PWMxTMR in three Offset modes. See **Section 22.3 "Offset Modes**" for more information.

22.2.1 STANDARD MODE

The Standard mode (MODE<1:0> = 00) selects a single-phase PWM output. The PWM output in this mode is determined by when the period, duty cycle and phase counts match the PWMxTMR value. The start of the duty cycle occurs on the phase match and the end of the duty cycle occurs on the duty cycle match. The period match resets the timer. The offset match can also be used to synchronize the PWMxTMR in the Offset modes. See Section 22.3 "Offset Modes" for more information.

Equation 22-1 is used to calculate the PWM period in Standard mode.

Equation 22-2 is used to calculate the PWM duty cycle ratio in Standard mode.

EQUATION 22-1: PWM PERIOD IN STANDARD MODE

$$Period = \frac{(PWMxPR + 1) \cdot Prescale}{PWMxCLK}$$

EQUATION 22-2: PWM DUTY CYCLE IN STANDARD MODE

$$Duty Cycle = \frac{(PWMxDC - PWMxPH)}{PWMxPR + 1}$$

A detailed timing diagram for Standard mode is shown in Figure 22-4.

22.2.2 SET ON MATCH MODE

The Set On Match mode (MODE<1:0> = 01) generates an active output when the phase count matches the PWMxTMR value. The output stays active until the OUT bit of the PWMxCON register is cleared or the PWM module is disabled. The duty cycle count has no effect in this mode. The period count only determines the maximum PWMxTMR value above which no phase matches can occur. The OUT bit can be used to set or clear the output of the PWM in this mode. Writes to this bit will take place on the next rising edge of the PWM_clock after the bit is written.

A detailed timing diagram for Set On Match mode is shown in Figure 22-5.

22.2.3 TOGGLE ON MATCH MODE

The Toggle On Match mode (MODE<1:0> = 10) generates a 50% duty cycle PWM with a period twice as long as that computed for the Standard PWM mode. Duty cycle count has no effect in this mode. The phase count determines how many PWMxTMR periods, after a period event, the output will toggle.

Writes to the OUT bit of the PWMxCON register will have no effect in this mode.

A detailed timing diagram for Toggle On Match mode is shown in Figure 22-6.

22.2.4 CENTER-ALIGNED MODE

The Center-Aligned mode (MODE = 11) generates a PWM waveform that is centered in the period. In this mode, the period is two times the PWMxPR count. The PWMxTMR counts up to the period value, then counts back down to 0. The duty cycle count determines both the start and end of the active PWM output. The start of the duty cycle occurs at the match event when PWMxTMR is incrementing and the duty cycle ends at the match event when PWMxTMR is decrementing. The incrementing match value is the period count minus the duty cycle count. The decrementing match value is the incrementing match value plus 1.

Equation 22-3 is used to calculate the PWM period in Center-Aligned mode.

EQUATION 22-3: PWM PERIOD IN CENTER-ALIGNED MODE

$$Period = \frac{(PWMxPR + 1) \cdot Prescale \cdot 2}{PWMxCLK}$$

Equation 22-4 is used to calculate the PWM duty cycle ratio in Center-Aligned mode.

EQUATION 22-4: PWM DUTY CYCLE IN CENTER-ALIGNED MODE

$$Duty Cycle = \frac{PWMxDC \cdot 2}{(PWMxPR + 1) \cdot 2}$$

Writes to the OUT bit will have no effect in this mode.

A detailed timing diagram for Center-Aligned mode is shown in Figure 22-7.



4: STANDARD PWM MODE TIMING DIAGRAM



FIGURE 22-5: SET ON MATCH PWM MODE TIMING DIAGRAM



PIC12(L)F1571/2



FIGURE 22-6:

5: TOGGLE ON MATCH PWM MODE TIMING DIAGRAM

PIC12(L)F1571/2

22.3 Offset Modes

The Offset modes provide the means to adjust the waveform of a slave PWM module relative to the waveform of a master PWM module in the same device.

22.3.1 INDEPENDENT RUN MODE

In Independent Run mode (OFM<1:0> = 00), the PWM module is unaffected by the other PWM modules in the device. The PWMxTMR associated with the PWM module in this mode starts counting as soon as the EN bit associated with this PWM module is set and continues counting until the EN bit is cleared. Period events reset the PWMxTMR to zero, after which, the timer continues to count.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 22-8.

22.3.2 SLAVE RUN MODE WITH SYNC START

In Slave Run mode with Sync Start (OFM<1:0> = 01), the slave PWMxTMR waits for the master's OFx_match event. When this event occurs, if the EN bit is set, the PWMxTMR begins counting and continues to count until software clears the EN bit. Slave period events reset the PWMxTMR to zero, after which, the timer continues to count.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 22-9.

22.3.3 ONE-SHOT SLAVE MODE WITH SYNC START

In One-Shot Slave mode with Synchronous Start (OFM<1:0> = 10), the slave PWMxTMR waits until the master's OFx_match event. The timer then begins counting, starting from the value that is already in the timer, and continues to count until the period match event. When the period event occurs, the timer resets to zero and stops counting. The timer then waits until the next master OFx_match event, after which, it begins counting again to repeat the cycle. An OFx_match event that occurs before the slave PWM has completed the previously triggered period will be ignored. A slave period that is greater than the master period, but less than twice the master period, will result in a slave output every other master period.

Note: During the time the slave timers are resetting to zero, if another offset match event is received, it is possible that the slave PWM would not recognize this match event and the slave timers would fail to begin counting again. This would result in missing duty cycles from the output of the slave PWM. To prevent this from happening, avoid using the same period for both the master and slave PWMs.

A detailed timing diagram of this mode used with Standard PWM mode is shown in Figure 22-10.

22.3.4 CONTINUOUS RUN SLAVE MODE WITH SYNC START AND TIMER RESET

In Continuous Run Slave mode with Synchronous Start and Timer Reset (OFM<1:0> = 11), the slave PWMxTMR is inhibited from counting after the slave PWM enable is set. The first master OFx match event starts the slave PWMxTMR. Subsequent master OFx match events reset the slave PWMxTMR timer value back to 1, after which, the slave PWMxTMR continues to count. The next master OFx match event resets the slave PWMxTMR back to 1 to repeat the cycle. Slave period events that occur before the master's OFx_match event will reset the slave PWMxTMR to zero, after which, the timer will continue to count. Slaves operating in this mode must have a PWMxPH register pair value equal to or greater than 1; otherwise, the phase match event will not occur precluding the start of the PWM output duty cycle.

The offset timing will persist If both the master and slave PWMxPR values are the same, and the Slave Offset mode is changed to Independent Run mode while the PWM module is operating.

A detailed timing diagram of this mode used in Standard PWM mode is shown in Figure 22-11.

Note:	Unexpected results will occur if the slave
	PWM_clock is a higher frequency than the
	master PWM_clock.

22.3.5 OFFSET MATCH IN CENTER-ALIGNED MODE

When a master is operating in Center-Aligned mode, the offset match event depends on which direction the PWMxTMR is counting. Clearing the OFO bit of the PWMxOFCON register will cause the OFx_match event to occur when the timer is counting up. Setting the OFO bit of the PWMxOFCON register will cause the OFx_match event to occur when the timer is counting down. The OFO bit is ignored in non-Center-Aligned modes.

The OFO bit is double-buffered and requires setting the LDA bit to take effect when the PWM module is operating.

Detailed timing diagrams of Center-Aligned mode using offset match control in Independent Slave with Sync Start mode can be seen in Figure 22-12 and Figure 22-13.

Rev. 10-000 146B 7/8/201 5 Period Duty Cycle Phase Offset PWMxCLK PWMxPR 10 PWMxPH 3 PWMxDC 5 PWMxOF 2 PWMxTMR 2 3 5 6 8 9 10 0 2 3 4 5 6 0 4 7 1 PWMxOUT OFx_match PHx_match DCx_match PRx_match PWMyTMR 3 0 3 2 0 2 0 2 4 2 0 3 4 1 4 1 1 PWMyPR 4 PWMyPH PWMyDC 1 PWMyOUT Note: PWMx = Master, PWMy = Slave

FIGURE 22-8:

INDEPENDENT RUN MODE TIMING DIAGRAM

PIC12(L)F1571,

SLAVE RUN MODE WITH SYNC START TIMING DIAGRAM FIGURE 22-9: Rev. 10-000 147B 7/8/201 5 Period Duty Cycle Phase Offset





FIGURE 22-10: ONE-SHOT SLAVE RUN MODE WITH SYNC START TIMING DIAGRAM

PIC12(L)F1571/2



PIC12(L)F1571/2

FIGURE 22-11: CONTINUOUS SLAVE RUN MODE WITH IMMEDIATE RESET AND SYNC START TIMING DIAGRAM



FIGURE 22-12: OFFSET MATCH ON INCREMENTING TIMER TIMING DIAGRAM

PIC12(L)F1571/2



PIC12(L)F1571/2

22.4 Reload Operation

Four of the PWM module control register pairs and one control bit are double-buffered so that all can be updated simultaneously. These include:

- PWMxPHH:PWMxPHL register pair
- PWMxDCH:PWMxDCL register pair
- PWMxPRH:PWMxPRL register pair
- PWMxOFH:PWMxOFL register pair
- OFO control bit

When written to, these registers do not immediately affect the operation of the PWM. By default, writes to these registers will not be loaded into the PWM Operating Buffer registers until after the arming conditions are met. The arming control has two methods of operation:

- Immediate
- Triggered

The LDT bit of the PWMxLDCON register controls the arming method. Both methods require the LDA bit to be set. All four buffer pairs will load simultaneously at the loading event.

22.4.1 IMMEDIATE RELOAD

When the LDT bit is clear, then the immediate mode is selected and the buffers will be loaded at the first period event after the LDA bit is set. Immediate reloading is used when a PWM module is operating stand-alone or when the PWM module is operating as a master to other slave PWM modules.

22.4.2 TRIGGERED RELOAD

When the LDT bit is set, then the Triggered mode is selected and a trigger event is required for the LDA bit to take effect. The trigger source is the buffer load event of one of the other PWM modules in the device. The triggering source is selected by the LDS<1:0> bits of the PWMxLDCON register. The buffers will be loaded at the first period event following the trigger event. Triggered reloading is used when a PWM module is operating as a slave to another PWM and it is necessary to synchronize the buffer reloads in both modules.

Note 1: The buffer load operation clears the LDA bit.

2: If the LDA bit is set at the same time as PWMxTMR = PWMxPR, the LDA bit is ignored until the next period event. Such is the case when triggered reload is selected and the triggering event occurs simultaneously with the target's period event.

22.5 Operation in Sleep Mode

Each PWM module will continue to operate in Sleep mode when either the HFINTOSC or LFINTOSC is selected as the clock source by PWMxCLKCON<1:0>.

22.6 Interrupts

Each PWM module has four independent interrupts based on the phase, duty cycle, period and offset match events. The interrupt flag is set on the rising edge of each of these signals. Refer to Figures 22-12 and 22-13 for detailed timing diagrams of the match signals.

22.7 Register Definitions: PWM Control

Long bit name prefixes for the 16-bit PWM peripherals are shown in Table 22-1. Refer to **Section 1.1 "Register and Bit Naming Conventions**" for more information

TABLE 22-1: BIT NAME PREFIXES

Peripheral	Bit Name Prefix
PWM1	PWM1
PWM2	PWM2
PWM3	PWM3

REGISTER 22-1: PWMxCON: PWMx CONTROL REGISTER

R/W-0/0	R/W-0/0	R/HS/HC-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
EN	OE	OUT	POL	MODE	E<1:0>	—	—
bit 7							bit 0

Legend:		
HC = Hardware Clearable bit	HS = Hardware Settable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7	EN: PWMx Module Enable bit
	1 = Module is enabled
	0 = Module is disabled
bit 6	OE: PWMx Output Enable bit
	1 = PWM output pin is enabled
	0 = PWM output pin is disabled
bit 5	OUT: Output State of the PWMx Module bit
bit 4	POL: PWMx Output Polarity Control bit
	1 = PWM output active state is low
	0 = PWM output active state is high
bit 3-2	MODE<1:0>: PWMx Mode Control bits
	11 = Center-Aligned mode
	10 = Toggle On Match mode
	01 = Set On Match mode
	00 = Standard PWM mode
bit 1-0	Unimplemented: Read as '0'
REGISTER 22-2: PWMxINTE: PWMx INTERRUPT ENABLE REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—			OFIE	PHIE	DCIE	PRIE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets
bit 7-4 Unim	plemented: Read as '0'	

bit 3	OFIE: Offset Interrupt Enable bit
	1 = Interrupts CPU on offset match
	0 = Does not interrupt CPU on offset match
bit 2	PHIE: Phase Interrupt Enable bit
	1 = Interrupts CPU on phase match
	0 = Does not Interrupt CPU on phase match
bit 1	DCIE: Duty Cycle Interrupt Enable bit
	1 = Interrupts CPU on duty cycle match
	0 = Does not interrupt CPU on duty cycle match
bit 0	PRIE: Period Interrupt Enable bit
	1 = Interrupts CPU on period match
	0 = Does not interrupt CPU on period match

PIC12(L)F1571/2

U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
_	—	—	—	OFIF	PHIF	DCIF	PRIF
bit 7							bit 0
Legend:							
HC = Hardware Clearable bit HS = Hardware Settable bit							
R = Readable bit W = Writable bit U = Unimplemented I						l as '0'	
'1' = Bit is set	t	'0' = Bit is clea	ared	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
bit 7-4	Unimplement	ted: Read as '0	,				
bit 3	OFIF: Offset I	nterrupt Flag bit	(1)				
		atch event occur					
		atch event did no					
bit 2		Interrupt Flag bi					
		atch event occu atch event did n					
hit 1							
bit 1		ycle Interrupt Fl	•				
		e match event c e match event c					
bit 0		Interrupt Flag bi					
		atch event occu					
	0 = Period ma	atch event did n	ot occur				

REGISTER 22-3: PWMxINTF: PWMx INTERRUPT REQUEST REGISTER

Note 1: Bit is forced clear by hardware while module is disabled (EN = 0).

REGISTER 22-4: PWMxCLKCON: PWMx CLOCK CONTROL REGISTER

	D/11/0/0	D 444 0/0	DIM 0/0			D // / 0 / 0		
U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	
_		PS<2:0>		—	—	CS<	1:0>	
bit 7								
Legend:								
R = Readab	le bit	W = Writable I	bit					
u = Bit is und	changed	x = Bit is unkn	own	U = Unimplem	ented bit, read	as '0'		
'1' = Bit is se	et	'0' = Bit is clea	ared	-n/n = Value at	POR and BO	R/Value at all o	ther Resets	
bit 7	Unimpleme	nted: Read as 'o)'					
bit 6-4	PS<2:0>: CI	ock Source Pres	caler Select b	oits				

	111 = Divides clock source by 128
	110 = Divides clock source by 64
	101 = Divides clock source by 32
	100 = Divides clock source by 16
	011 = Divides clock source by 8
	010 = Divides clock source by 4
	001 = Divides clock source by 2
	000 = No prescaler
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CS<1:0>: Clock Source Select bits
	11 = Reserved10 = LFINTOSC (continues to operate during Sleep)

01 = HFINTOSC (continues to operate during Sleep)

00 = FOSC

REGISTER 22-5:	PWMxLDCON: PWMx RELOAD TRIGGER SOURCE SELECT REGISTER
----------------	---

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
LDA ⁽¹⁾	LDT		_	_		LDS<	<1:0>
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	pit				
u = Bit is unc	hanged	x = Bit is unkn	own	U = Unimplem	nented bit, read	as '0'	
'1' = Bit is set	t	'0' = Bit is clea	red	-n/n = Value a	t POR and BO	R/Value at all o	ther Resets
bit 7 bit 6	$\frac{\text{If } \text{LDT} = 1:}{1 = \text{Loads the}}$ $0 = \text{Does not}$ $\frac{\text{If } \text{LDT} = 0:}{1 = \text{Loads the}}$ $0 = \text{Does not}$ LDT: Load But $1 = \text{Loads but}$ $0 = \text{Loads but}$ $Loads the OF$	load buffers or e OFx, PHx, DC load buffers or iffer on Trigger ffers on trigger ffers on trigger x, PHx, DCx an	x and PRx buf load has com X and PRx bu load has com bit enabled disabled d PRx buffers	, Iffers at the end	of the current p	period er the selected t	trigger occurs
bit 5-2	Unimplement	ted: Read as 'd)'				
bit 1-0	LDS<1:0>: Lo 11 = LD3_trig 10 = LD2_trig 01 = LD1_trig 00 = Reserve	ger ⁽²⁾ ger ⁽²⁾	rce Select bit	S			

- **Note 1:** This bit is cleared by the module after a reload operation. It can be cleared in software to clear an existing arming event.
 - 2: The LD_trigger corresponding to the PWM used becomes reserved.

REGISTER 22-6: PWMxOFCON: PWMx OFFSET TRIGGER SOURCE SELECT REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
—	OFM<1:0>		OFO ⁽¹⁾	—	—	OFS	<1:0>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7	Unimplemented: Read as '0'
bit 6-5	OFM<1:0>: Offset Mode Select bits
	 11 = Continuous Slave Run mode with immediate Reset and synchronized start when the selected offset trigger occurs 10 = One-Shot Slave Run mode with synchronized start when the selected offset trigger occurs 01 = Independent Slave Run mode with synchronized start when the selected offset trigger occurs 00 = Independent Run mode
bit 4	OFO: Offset Match Output Control bit ⁽¹⁾
	If MODE<1:0> = 11 (PWM Center-Aligned mode): 1 = OFx_match occurs on counter match when counter decrementing, (second match) 0 = OFx_match occurs on counter match when counter incrementing, (first match) If MODE<1:0> = 00, 01 or 10 (all other modes): Bit is ignored.
bit 3-2	Unimplemented: Read as '0'
bit 1-0	OFS<1:0>: Offset Trigger Source Select bits 11 = OF3_match ⁽¹⁾ 10 = OF2_match ⁽¹⁾ 01 = OF1_match ⁽¹⁾ 00 = Reserved

Note 1: The OFx_match corresponding to the PWM used becomes reserved.

REGISTER 22-7: PWMxPHH: PWMx PHASE COUNT HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			PH<	15:8>				
bit 7 bit 0								
Legend:								
R = Readable	bit	W = Writable	bit					
u = Bit is unch	anged	x = Bit is unkn	nown	U = Unimpler	nented bit, read	d as '0'		
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets	

bit 7-0 PH<15:8>: PWMx Phase High bits Upper eight bits of PWM phase count.

REGISTER 22-8: PWMxPHL: PWMx PHASE COUNT LOW REGISTER

Laward							
bit 7							bit 0
			PH<	7:0>			
R/W-x/u							

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 PH<7:0>: PWMx Phase Low bits Lower eight bits of PWM phase count.

REGISTER 22-9: PWMxDCH: PWMx DUTY CYCLE COUNT HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			DC<	15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit				
u = Bit is uncha	anged	x = Bit is unkn	iown	U = Unimpler	mented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets

bit 7-0 **DC<15:8>**: PWMx Duty Cycle High bits Upper eight bits of PWM duty cycle count.

REGISTER 22-10: PWMxDCL: PWMx DUTY CYCLE COUNT LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | DC< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 DC<7:0>: PWMx Duty Cycle Low bits Lower eight bits of PWM duty cycle count.

REGISTER 22-11: PWMxPRH: PWMx PERIOD COUNT HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
		PR<	15:8>			
						bit 0
bit	W = Writable I	bit				
anged	x = Bit is unknown		U = Unimplemented bit, read as '0'			
	'0' = Bit is clea	ared	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
	bit	bit W = Writable I anged x = Bit is unkn	PR<	PR < 15:8 > bit W = Writable bit anged x = Bit is unknown U = Unimpler	PR<15:8> bit W = Writable bit anged x = Bit is unknown U = Unimplemented bit, read	PR < 15:8 > bit W = Writable bit anged x = Bit is unknown U = Unimplemented bit, read as '0'

bit 7-0 **PR<15:8>**: PWMx Period High bits Upper eight bits of PWM period count.

REGISTER 22-12: PWMxPRL: PWMx PERIOD COUNT LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | PR< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

Logona.		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **PR<7:0>**: PWMx Period Low bits Lower eight bits of PWM period count.

REGISTER 22-13:	PWMxOFH: PWMx OFFSET COUNT HIGH REGISTER
-----------------	--

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			OF<	15:8>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit				
u = Bit is unch	anged	x = Bit is unkn	own	U = Unimpler	mented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value a	at POR and BC	R/Value at all o	other Resets

bit 7-0 OF<15:8>: PWMx Offset High bits Upper eight bits of PWM offset count.

REGISTER 22-14: PWMxOFL: PWMx OFFSET COUNT LOW REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | OF< | 7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 OF<7:0>: PWMx Offset Low bits Lower eight bits of PWM offset count.

REGISTER 22-15: PWMxTMRH: PWMx TIMER HIGH REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			TMR	<15:8>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit					
u = Bit is uncha	anged	x = Bit is unkn	iown	U = Unimplemented bit, read as '0'				
'1' = Bit is set	1' = Bit is set '0' = Bit is cleared			-n/n = Value at POR and BOR/Value at all other Resets				

bit 7-0 **TMR<15:8>**: PWMx Timer High bits Upper eight bits of PWM timer counter.

REGISTER 22-16: PWMxTMRL: PWMx TIMER LOW REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u					
TMR<7:0>												
bit 7							bit 0					
l egend:												

Legena:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-0 **TMR<7:0>**: PWMx Timer Low bits Lower eight bits of PWM timer counter. Note: There are no long and short bit name variants for the following three mirror registers

REGISTER 22-17: PWMEN: PWMEN BIT ACCESS REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	_	PWM3EN_A	PWM2EN_A	PWM1EN_A
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-3 Unimplemented: Read as '0' bit 2-0 PWMxEN_A: PWM3/PWM2/PWM1 Enable bits Mirror copy of EN bit (PWMxCON<7>).

REGISTER 22-18: PWMLD: LD BIT ACCESS REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	—	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-3 Unimplemented: Read as '0' bit 2-0 PWMxLDA_A: PWM3/PWM2/PWM1 LD bits Mirror copy of LD bit (PWMxLDCON<7>).

REGISTER 22-19: PWMOUT: PWMOUT BIT ACCESS REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	_	PWM3OUT_A	PWM2OUT_A	PWM1OUT_A
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-3 Unimplemented: Read as '0'

bit 2-0 **PWMxOUT_A:** PWM3/PWM2/PWM1 Output bits Mirror copy of OUT bit (PWMxCON<5>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON	SPLLEN		IRCI	=<3:0>		_	SCS	<1:0>	55	
PIE3	_	PWM3IE	PWM2IE	PWM1IE	_	_	_	—	77	
PIR3	_	PWM3IF	PWM2IF	PWM1IF	_	_	_	_	80	
PWMEN	_	_	_	_	_	PWM3EN_A	PWM2EN_A	PWM1EN_A	227	
PWMLD	_	—	_	_	_	PWM3LDA_A	PWM2LDA_A	PWM1LDA_A	227	
PWMOUT	_	—	_	_	_	PWM3OUT_A	PWM2OUT_A	PWM1OUT_A	227	
PWM1PHL				P	H<7:0>			•	222	
PWM1PHH				PI	H<15:8>				222	
PWM1DCL				D	C<7:0>				223	
PWM1DCH		DC<15:8>								
PWM1PRH		PR<7:0>								
PWM1PRL				PI	R<15:8>				224	
PWM10FH				C)F<7:0>				225	
PWM10FL				0	F<15:8>				225	
PWM1TMRH				TN	/IR<7:0>				226	
PWM1TMRL				TN	IR<15:8>				226	
PWM1CON	EN	OE	OUT	POL	MOD	E<1:0>	—	—	216	
PWM1INTE	_	—	_	—	OFIE	PHIE	DCIE	PRIE	217	
PWM1INTF	_	—	_	_	OFIF	PHIF	DCIF	PRIF	218	
PWM1CLKCON	_		PS<2:0>		_	_	CS<1:0>		219	
PWM1LDCON	LDA	LDT	—	—	_	_	LDS	220		
PWM10FC0N	_	OFM	<1:0>	OFO	_	_	OFS	221		
PWM2PHL				P	H<7:0>				222	
PWM2PHH				PI	H<15:8>				222	
PWM2DCL				D	C<7:0>				223	
PWM2DCH				D	C<15:8>				223	
PWM2PRL				Р	R<7:0>				224	
PWM2PRH				PI	R<15:8>				224	
PWM2OFL				C)F<7:0>				225	
PWM2OFH				0	F<15:8>				225	
PWM2TMRL				TN	/IR<7:0>				226	
PWM2TMRH				TN	IR<15:8>				226	
PWM2CON	EN	OE	OUT	POL	MOD	E<1:0>	—	—	216	
PWM2INTE	_	_	_	_	OFIE	PHIE	DCIE	PRIE	217	
PWM2INTF	_	_	_	_	OFIF	PHIF	DCIF	PRIF	218	
PWM2CLKCON	_		PS<2:0>		_	_	CS<	<1:0>	219	
PWM2LDCON	LDA	LDT	_	_	_	_	LDS	<1:0>	220	
PWM2OFCON	_	OFM	<1:0>	OFO	_	_	OFS	<1:0>	221	
PWM3PHL				P	H<7:0>				222	
PWM3PHH				Pl	H<15:8>				222	
PWM3DCL				D	C<7:0>				223	
PWM3DCH				D	C<15:8>				223	
PWM3PRL				Р	R<7:0>				224	
PWM3PRH				PI	R<15:8>				224	
PWM3OFL				C)F<7:0>				225	
PWM3OFH					F<15:8>				225	
PWM3TMRL					/IR<7:0>				226	
PWM3TMRH					IR<15:8>				226	
	EN	OE	OUT	POL		E<1:0>			216	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
PWM3INTE	_	_	_	—	OFIE	PHIE	DCIE	PRIE	217	
PWM3INTF	_	_	_	_	OFIF	PHIF	DCIF	PRIF	218	
PWM3CLKCON	_	PS<2:0>			—	—	CS<	:1:0>	219	
PWM3LDCON	LDA	LDT	_	_	—	—	LDS<1:0>		220	
PWM3OFCON	—	OFM•	<1:0>	OFO	_	_	OFS	<1:0>	221	

TABLE 22-2:	SUMMARY OF REGISTERS ASSOCIATED WITH PWM (CONTINUED)
--------------------	--

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the PWM.

TABLE 22-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	_	CLKOUTEN	JTEN BOREN<1:0>		_	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>			FOSC	<1:0>	42

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

NOTES:

23.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- Selectable dead-band clock source control
- Selectable input sources
- Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- · Auto-shutdown control with:
 - Selectable shutdown sources
 - Auto-restart enable
 - Auto-shutdown pin override control

23.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 23.5 "Dead-Band Control"**. A typical operating waveform with dead band, generated from a single input signal, is shown in Figure 23-2.

It may be necessary to guard against the possibility of circuit Faults or a feedback event arriving too late, or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in **Section 23.9 "Auto-Shutdown Control"**.

23.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 23-1).

23.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 23-1.

TABLE 23-1: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
Comparator C1	C1OUT_sync
PWM1	PWM1_output
PWM2	PWM2_output
PWM3	PWM3_output

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 23-2).

23.4 Output Control

Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

23.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.

23.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.

FIGURE 23-1: SIMPLIFIED CWG BLOCK DIAGRAM



DS40001723D-page 232

PIC12(L)F1571/2



23.5 Dead-Band Control

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero, up to the value in the rising or falling Dead-Band Counter registers. See the CWGxDBR and CWGxDBF registers (Register 23-4 and Register 23-5, respectively).

23.6 Rising Edge Dead Band

The rising edge dead band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

23.7 Falling Edge Dead Band

The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 23-3 and Figure 23-4 for examples.



PIC12(L)F1571/2

23.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the dead-band time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 23-1 for more detail.

EQUATION 23-1: DEAD-BAND UNCERTAINTY

$$TDEADBAND_UNCERTAINTY = \frac{1}{Fcwg_clock}$$

Example:
$$Fcwg_clock = 16 MHz$$

Therefore:
$$TDEADBAND_UNCERTAINTY = \frac{1}{Fcwg_clock}$$
$$= \frac{1}{16 MHz}$$
$$= 62.5 ns$$

23.9 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

23.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- · Software generated
- External Input

23.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 23-6.

23.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- Comparator C1 C1OUT_async
- CWG1FLT

Shutdown inputs are selected in the CWGxCON2 register (Register 23-3).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.

23.10 Operation During Sleep

The CWG module operates independently from the system clock, and will continue to run during Sleep provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

23.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- Ensure that the TRISx control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Set up the following controls in the CWGxCON2 auto-shutdown register:
 - · Select desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in the CWGxCON0 register:
 - · Select desired clock source.
 - · Select the desired output polarities.
 - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear the TRISx control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

23.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 23-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

23.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 23-5 and Figure 23-6.

23.11.2.1 Software Controlled Restart

When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shutdown event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise, the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

23.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.



PIC12(L)F1571/;

23.12 Register Definitions: CWG Control

REGISTER 23-1: CWGxCON0: CWGx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0			
GxEN	GxOEB	GxOEA	GxPOLB	GxPOLA	_	_	GxCS0			
bit 7	•	•	•				bit C			
Legend:										
R = Readable	e bit	W = Writable	bit							
u = Bit is uncł	nanged	x = Bit is unkr	nown	U = Unimpler	mented bit, read	as '0'				
'1' = Bit is set		'0' = Bit is cle	ared	-n/n = Value a	at POR and BOI	R/Value at all	other Resets			
bit 7	GxEN: CWG	x Enable bit								
	1 = Module i									
	0 = Module i	s disabled								
bit 6		GxOEB: CWGxB Output Enable bit								
		 1 = CWGxB is available on appropriate I/O pin 0 = CWGxB is not available on appropriate I/O pin 								
				te I/O pin						
bit 5		GxA Output En								
		is available on		•						
L:1 4		0 = CWGxA is not available on appropriate I/O pin								
bit 4		VGxB Output F	,							
		 1 = Output is inverted polarity 0 = Output is normal polarity 								
bit 3	•	GxPOLA: CWGxA Output Polarity bit								
bit 5		1 = Output is inverted polarity								
	0 = Output is normal polarity									
bit 2-1	•	ted: Read as '								
bit 0	•	Gx Clock Source								
	1 = HFINTO									
	0 = Fosc									

REGISTER 23-2: CWGxCON1: CWGx CONTROL REGISTER 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-0/0	R/W-0/0	R/W-0/0
GxASDLB<1:0>		GxASDLA<1:0>		—	GxIS<2:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	
u = Bit is unchanged	x = Bit is unknown	U = Unimplemented bit, read as '0'
'1' = Bit is set	'0' = Bit is cleared	-n/n = Value at POR and BOR/Value at all other Resets

bit 7-6	GxASDLB<1:0>: CWGx Shutdown State for CWGxB bits
	When an Auto-Shutdown Event is Present (GxASE = 1):
	11 = CWGxB pin is driven to '1', regardless of the setting of the GxPOLB bit
	10 = CWGxB pin is driven to '0', regardless of the setting of the GxPOLB bit
	01 = CWGxB pin is tri-stated
	00 = CWGxB pin is driven to its inactive state after the selected dead-band interval; GxPOLB will still control the polarity of the output
bit 5-4	GxASDLA<1:0>: CWGx Shutdown State for CWGxA bits
	When an Auto-Shutdown Event is Present (GxASE = 1):
	11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit
	10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit
	01 = CWGxA pin is tri-stated
	00 = CWGxA pin is driven to its inactive state after the selected dead-band interval; GxPOLA will still control the polarity of the output
bit 3	Unimplemented: Read as '0'
bit 2-0	GxIS<2:0>: CWGx Input Source Select bits
	111 = Reserved
	110 = Reserved
	101 = Reserved
	100 = PWM3 – PWM3_out
	0.11 = PWM2 - PWM2 out

- 011 = PWM2 PWM2_out 010 = PWM1 - PWM1_out
- 001 = Reserved
- 000 = Comparator C1 C1OUT_async

R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	U-0	
GxASE	GxARSEN	—	_	_	GxASDSC1	GxASDSFLT	_	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit								
u = Bit is unch	anged	x = Bit is unkn	own	U = Unimpler	mented bit, read	l as '0'		
'1' = Bit is set		'0' = Bit is clea	ared	-n/n = Value	at POR and BO	R/Value at all ot	her Resets	
bit 7	GxASE: Auto	-Shutdown Eve	ent Status bit					
	1 = An auto-s	shutdown event	t has occurred					
	0 = No auto-	shutdown even	t has occurred	l				
bit 6	GxARSEN: A	uto-Restart En	able bit					
		art is enabled						
	0 = Auto-rest	art is disabled						
bit 5-3	Unimplemen	ted: Read as 'o)'					
bit 2	GxASDSC1:	CWGx Auto-Sh	utdown on Co	omparator C1 I	Enable bit			
		n when Compa		· – ·	ync) is high			
	•	tor C1 output h						
bit 1 GxASDSFLT: CWGx Auto-Shutdown on FLT Enable bit								
		n when CWG1	•					
		T input has no		aown				
bit 0	Unimplemen	ted: Read as 'o)′					

REGISTER 23-3: CWGxCON2: CWGx CONTROL REGISTER 2

REGISTER 23-4: CWGxDBR: CWGx COMPLEMENTARY WAVEFORM GENERATOR RISING DEAD-BAND COUNT REGISTER

Logondy									
bit 7							bit 0		
	_		CWG x DBR<5:0>						
U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	Unimplemented: Read as '0'
bit 5-0	CWGxDBR<5:0>: Complementary Waveform Generator (CWGx) Rising Counts bits 11 1111 = 63-64 counts of dead band 11 1110 = 62-63 counts of dead band
	•
	 00 0010 = 2-3 counts of dead band 00 0001 = 1-2 counts of dead band 00 0000 = 0 counts of dead band

REGISTER 23-5: CWGxDBF: CWGx COMPLEMENTARY WAVEFORM GENERATOR FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
—	—		CWGxDBF<5:0>							
bit 7							bit 0			

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts bits

- 11 1111 = 63-64 counts of dead band
- 11 1110 = 62-63 counts of dead band
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band; dead-band generation is bypassed

TABLE 23-2:	SUMMARY OF REGISTERS ASSOCIATED WITH CWG
--------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	BIT1 BIT0		Register on Page
ANSELA				ANSA4	—	ANSA2	ANSA1 ANSA0		114
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	— G1CS0		238
CWG1CON1	G1ASE	DLB<1:0>	G1ASD	LA<1:0>	—	_	G1IS<	239	
CWG1CON2	G1ASE	G1ARSEN	—	—	—	G1ASDSC1	G1ASDSFLT	240	
CWG1DBF	—	_		CWG1DBF<5:0>					241
CWG1DBR				CWG1DBR<5:0>					241
TRISA	_	_	TRISA	TRISA<5:4> —(1) TRISA2 TRISA<1:0>					113

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the CWG.

Note 1: Unimplemented, read as '1'.

24.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode, the program memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM, refer to the *"PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification"* (DS41573).

24.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low, then raising the voltage on MCLR/VPP to VIHH.

24.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] MCUs (Flash) to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. $\overline{\text{MCLR}}$ is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT while clocking ICSPCLK.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.

If Low-Voltage Programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See **Section 6.5 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

24.3 Common Programming Interfaces

Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 24-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 24-2.

PIC12(L)F1571/2

FIGURE 24-2: PICkit[™] PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices, such as resistors, diodes or even jumpers. See Figure 24-3 for more information.

FIGURE 24-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



25.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte-Oriented
- · Bit-Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 25-3 lists the instructions recognized by the MPASM $^{\rm TM}$ assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

25.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator, 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F).
W	Working register (accumulator).
b	Bit address within an 8-bit file register.
k	Literal field, constant data or label.
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number (0-1).
mm	Pre-Post Increment-Decrement mode selection.

TABLE 25-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit Carry bit
Z	Zero bit
PD	Power-Down bit

FIGURE 25-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations 13 8 7 6 0	
OPCODE d f (FILE #)	
d = 0 for destination W d = 1 for destination f f = 7-bit file register address	
Bit-oriented file register operations1310 97 60	
OPCODE b (BIT #) f (FILE #)	
b = 3-bit bit address f = 7-bit file register address	
Literal and control operations	
General	
13 8 7 0 OPCODE k (literal)	
, , , , , , , , , , , , , , , , , , ,	
k = 8-bit immediate value	
CALL and GOTO instructions only	
OPCODE k (literal)	
k = 11-bit immediate value	
MOVLP instruction only 13 7 6 0	
OPCODE k (literal)	
k = 7-bit immediate value	
MOVLB instruction only 13 5 4 0	
OPCODE k (literal)	
k = 5-bit immediate value	
BRA instruction only	
OPCODE k (literal)	
k = 9-bit immediate value	
FSR Offset instructions	
OPCODE n k (literal)	
n = appropriate FSR k = 6-bit immediate value	
FSR Increment instructions 13 3 2 1 0	
OPCODE n m (mode)	
n = appropriate FSR m = 2-bit mode value	
OPCODE only 13 0	
OPCODE	

Mnemonic, Operands		Bassistan	Cycles		14-Bit	Opcode)	Status	
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001			Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00		dfff		z	2
DECF	f, d	Decrement f	1	00		dfff		Z	2
INCF	f, d	Increment f	1	00		dfff		Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100		ffff		2
MOVF	f. d	Move f	1	00		dfff		Z	2
MOVWF	f.	Move W to f	1	00	0000		ffff	2	2
RLF	f, d	Rotate Left f through Carry	1	00		dfff		с	2
RRF	f, d	Rotate Right f through Carry	1	00		dfff		c	2
SUBWF	,	Subtract W from f	1					-	2
	f, d			00		dfff			
SUBWFB	f, d	Subtract with Borrow W from f	1	11		dfff		C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00		dfff		7	2 2
XORWF	f, d	Exclusive OR W with f		00	0110	dfff	IIII	Z	2
		BYTE-ORIENTED			1				
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE F	REGISTER OPER	RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED		NS					
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
		LITERAL	OPERATIONS						
ADDLW	k	Add literal and W	1	11		kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
IORLW		Move literal to BSR	1	00	0000	001k	kkkk		
IORLW	k								1
	k k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
IORLW MOVLB			1	11 11		1kkk kkkk			
iorlw Movlb Movlp	k	Move literal to PCLATH			0000		kkkk	C, DC, Z	

TABLE 25-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See the table in the MOVIW and MOVWI instruction descriptions.

Mnen	nonic,	Description		14-Bit Opcode				Status	Notes
Operands		Description		MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	ATIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	_	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	1nmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

TABLE 25-3: ENHANCED MID-RANGE INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See the table in the MOVIW and MOVWI instruction descriptions.

25.2 **Instruction Descriptions**

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	$-32 \le k \le 31$ n \in [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wraparound.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

AND W with f

[label] ANDWF

(W) .AND. (f) \rightarrow (destination)

AND the W register with register 'f'. If

 $0 \leq f \leq 127$ $d \in [0,1]$

Ζ

f,d

ANDWF

Syntax:

Operands:

Operation:

Description:

Description:

Status Affected:

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ADDWF Add	d V	V and	f
-----------	-----	-------	---

Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

	'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.
ASRF	Arithmetic Right Shift
Syntax:	[label]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,

Status Affected: C, Z The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

	٨	register f	→	С	

ADDWFC	
--------	--

ADD W and CARRY bit to f

Syntax:	[<i>label</i>] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

PIC12(L)F1571/2

BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[<i>label</i>]BRA label [<i>label</i>]BRA \$+k
Operands:	-256 \leq label - PC + 1 \leq 255 -256 \leq k \leq 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW Relative Branch with W Syntax: [/abe/] BRW Operands: None Operation: (PC) + (W) → PC

Operation:	$(PC) + (VV) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$. This instruction is a 2-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	$\begin{array}{l} (PC) +1 \rightarrow TOS, \\ (W) \rightarrow PC <7:0>, \\ (PCLATH <6:0>) \rightarrow PC <14:8> \end{array}$
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Ζ
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

PIC12(L)F1571/2

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
LSLF	Logical Left Shift
------------------	---
Syntax:	[label]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \ \in \ [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C register f -0

LSRF	Logical Right Shift
Syntax:	[label] LSRF f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0→ register f C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ \textbf{-32} \leq k \leq 31 \end{array}$
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wraparound.

MOVLB Move literal to BSR

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \leq k \leq 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A
MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f

Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION_REG
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F

W

= 0x4F

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01, 10, 11] \\ -32 \leq k \leq 31 \end{array}$
Operation:	$\label{eq:W} \begin{split} W &\to INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (preincrement) \\ \bullet \ FSR + 1 \ (predecrement) \\ \bullet \ FSR + k \ (relative offset) \\ \text{After the Move, the FSR value will be} \\ \text{either:} \\ \bullet \ FSR + 1 \ (all increments) \\ \bullet \ FSR + 1 \ (all increments) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wraparound.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \to OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the Program Counter. This is a 2-cycle instruction.

RETLW	Return with literal in W	RLF	Rotate Left f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RLF f,d
Operands:	$0 \le k \le 255$	Operands:	$0 \leq f \leq 127$
Operation:	$k \rightarrow (W);$		d ∈ [0,1]
	$TOS \rightarrow PC$	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the 8-bit literal 'k'. The Program Counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1		C Register f
Cycles:	2		
Example:	CALL TABLE;W contains table	Words:	1
	;offset value	Cycles:	1
	• ;W now has table value	Example:	RLF REG1,0
TABLE	•		Before Instruction
	ADDWF PC ; $W = offset$		REG1 = 1110 0110
	RETLW k1 ;Begin table		C = 0 After Instruction
	RETLW k2 ;		REG1 = 1110 0110
	•		W = 1100 1100
	•		C = 1
	RETLW kn ; End of table		
	Before Instruction W = 0x07 After Instruction W = value of k8		

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k - (W) \to (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.
	C = 0 W > k
	$C = 1$ $W \le k$
	DC = 0 W<3:0> k<3:0>
	DC = 1 W<3:0> ≤ k<3:0>

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT}, \\ 0 \rightarrow \text{WDT prescaler}, \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f	
Syntax:	[label] SUBWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) - (W) \rightarrow (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.	
	C = 0 W > f	

$\mathbf{C} = 0$	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.

TRIS	Load TRIS Register with W						
Syntax:	[label] TRIS f						
Operands:	$5 \leq f \leq 7$						
Operation:	(W) \rightarrow TRIS register 'f'						
Status Affected:	None						
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.						

XORWF	Exclusive OR W with f						
Syntax:	[label] XORWF f,d						
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$						
Operation:	(W) .XOR. (f) \rightarrow (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

26.0 ELECTRICAL SPECIFICATIONS

26.1 Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on pins with respect to Vss:	
on VDD pin	
PIC12F1571/2	0.3V to +6.5V
PIC12LF1571/2	0.3V to +4.0V
on MCLR pin	0.3V to +9.0V
on all other pins	
Maximum current:	
on Vss pin ⁽¹⁾	
-40°C \leq TA \leq +85°C	250 mA
+85°C \leq Ta \leq +125°C	85 mA
on VDD pin ⁽¹⁾	
-40°C ≤ TA ≤ +85°C	250 mA
+85°C \leq TA \leq +125°C	
Sunk by any standard I/O pin	50 mA
Sourced by any standard I/O pin	50 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	±20 mA
Total power dissipation ⁽²⁾	

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 26-6: "Thermal Characteristics" to calculate device specifications.

2: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

26.2 Standard Operating Conditions

The standard operating conditions for any device are defined as: **Operating Voltage:** $VDDMIN \le VDD \le VDDMAX$ Operating Temperature: $TA_MIN \leq TA \leq TA_MAX$ VDD — Operating Supply Voltage⁽¹⁾ PIC12LF1571/2 VDDMIN (Fosc \leq 32 MHz)+2.5V PIC12F1571/2 VDDMIN (Fosc \leq 16 MHz)+2.3V TA — Operating Ambient Temperature Range Industrial Temperature Ta min.....-40°C Extended Temperature Ta min.....-40°C

Note 1: See Parameter D001, DS Characteristics: Supply Voltage.



FIGURE 26-2: VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤ +125°C, PIC12LF1571/2 ONLY



26.3 DC Characteristics

TABLE 26-1: SUPPLY VOLTAGE

PIC12LF	1571/2		Standard Operating Conditions (unless otherwise stated)						
PIC12F1	571/2								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	Vdd	Supply Voltage							
			VDDMIN		VDDMAX				
			1.8	—	3.6	V	Fosc ≤ 16 MHz		
			2.5	—	3.6	V	Fosc ≤ 32 MHz (Note 3)		
D001			2.3	_	5.5	V	Fosc ≤ 16 MHz		
			2.5	—	5.5	V	Fosc ≤ 32 MHz (Note 3)		
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾							
			1.5	_	_	V	Device in Sleep mode		
D002*			1.7	—		V	Device in Sleep mode		
D002A*	VPOR	Power-on Reset Release Voltage ⁽	2)						
				1.6		V			
D002A*			_	1.6		V			
D002B*	VPORR*	Power-on Reset Rearm Voltage ⁽²⁾							
				0.8	_	V			
D002B*			_	1.5		V			
D003	VFVR	Fixed Voltage Reference Voltage	_	1.024	_	V	$-40^{\circ}C \le TA \le +85^{\circ}C$		
D003A	VADFVR	FVR Gain Voltage Accuracy for ADC	-4	_	+4	%	$\begin{array}{l} 1x \; VFvR, \; ADFVR = 01, \; VDD \geq 2.5V \\ 2x \; VFvR, \; ADFVR = 10, \; VDD \geq 2.5V \\ 4x \; VFvR, \; ADFVR = 11, \; VDD \geq 4.75V \end{array}$		
D003B	VCDAFVR	FVR Gain Voltage Accuracy for Comparator	-4	_	+4	%	1x VFVR, CDAFVR = 01, VDD \geq 2.5V 2x VFVR, CDAFVR = 10, VDD \geq 2.5V 4x VFVR, CDAFVR = 11, VDD \geq 4.75V		
D004*	SVDD	VDD Rise Rate ⁽²⁾	0.05	—	—	V/ms	Ensures that the Power-on Reset signal is released properly		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 26-3, POR and POR Rearm with Slow Rising VDD.

3: PLL required for 32 MHz operation.



FIGURE 26-3: POR AND POR REARM WITH SLOW RISING VDD

TABLE 26-2:	SUPPLY CURRENT (IDD) ^(1,2)
--------------------	---------------------------------------

PIC12LF	1571/2	Standard Operating Conditions (unless otherwise stated)											
PIC12F1	571/2												
Param. No.	Device Characteristics	Min.	Тур†	Max.	Units		Conditions						
NO.	Characteristics					Vdd	Note						
D013			35	44	μA	1.8	Fosc = 1 MHz,						
		-	60	69	μΑ	3.0	External Clock (ECM), Medium Power mode						
D013			68	93	μA	2.3	Fosc = 1 MHz,						
		—	91	120	μA	3.0	External Clock (ECM), Medium Power mode						
		—	131	160	μA	5.0							
D014			116	132	μA	1.8	Fosc = 4 MHz,						
		—	203	233	μΑ	3.0	External Clock (ECM), Medium Power mode						
D014		—	174	221	μA	2.3	Fosc = 4 MHz,						
		—	234	286	μA	3.0	External Clock (ECM),						
		—	299	374	μA	5.0	Medium Power mode						
D015		—	5.5	11	μA	1.8	Fosc = 31 kHz,						
		—	7.3	12	μA	3.0	LFINTOSC, -40°C ≤ TA ≤ +85°C						
D015		—	13	21	μA	2.3	Fosc = 31 kHz,						
			15	24	μA	3.0	LFINTOSC, -40°C ≤ TA ≤ +85°C						
		—	17	25	μA	5.0	-40 C \le IA \le +65 C						
D016			111	151	μA	1.8	Fosc = 500 kHz,						
			133	176	μA	3.0	MFINTOSC						
D016			144	209	μA	2.3	Fosc = 500 kHz,						
		—	162	237	μA	3.0	MFINTOSC						
		—	216	288	μΑ	5.0							
D017*		_	0.5	0.6	mA	1.8	Fosc = 8 MHz,						
		_	0.7	0.9	mA	3.0	HFINTOSC						
D017*		_	0.6	0.8	mA	2.3	Fosc = 8 MHz,						
		_	0.8	0.9	mA	3.0	HFINTOSC						
		_	0.9	1.0	mA	5.0							
D018		—	0.7	0.8	mA	1.8	Fosc = 16 MHz,						
		_	1.1	1.2	mA	3.0	HFINTOSC						
D018		_	0.9	1.1	mA	2.3	Fosc = 16 MHz,						
		_	1.1	1.3	mA	3.0	HFINTOSC						
		_	1.3	1.5	mA	5.0							

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** PLL required for 32 MHz operation.

PIC12LF	1571/2	Standard Operating Conditions (unless otherwise stated)										
PIC12F1	571/2											
Param.	Device	Min.	Тур†	Max.	Units		Conditions					
No.	Characteristics		וקעי	IVIAN.	Units	VDD	Note					
D018A*		—	2	2.4	mA	3.0	Fosc = 32 MHz, HFINTOSC (Note 3)					
D018A*		—	2.1	2.5	mA	3.0	Fosc = 32 MHz,					
		—	2.2	2.6	mA	5.0	HFINTOSC (Note 3)					
D019A		—	1.7	1.9	mA	3.0	Fosc = 32 MHz, External Clock (ECH), High-Power mode (Note 3)					
D019A		—	1.8	2	mA	3.0	Fosc = 32 MHz,					
		—	1.9	2.3	mA	5.0	External Clock (ECH), High-Power mode (Note 3)					
D019B		_	2.2	5.9	μA	1.8	Fosc = 32 kHz,					
		—	4.3	8.3	μΑ	3.0	External Clock (ECL), Low-Power mode					
D019B		—	12	20	μA	2.3	Fosc = 32 kHz,					
		—	15	25	μA	3.0	External Clock (ECL), Low-Power mode					
		—	17	26	μA	5.0	Low-Power mode					
D019C		_	18	25	μA	1.8	Fosc = 500 kHz,					
			30	38	μΑ	3.0	External Clock (ECL), Low-Power mode					
D019C		_	29	40	μA	2.3	Fosc = 500 kHz,					
		—	37	51	μA	3.0	External Clock (ECL),					
		_	42	53	μA	5.0	Low-Power mode					

TABLE 26-2:	SUPPLY CURRENT	(IDD) ^(1,2)	(CONTINUED))
--------------------	----------------	------------------------	-------------	---

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: PLL required for 32 MHz operation.

TABLE 26-3:	POWER-DOWN CURRENTS (IPD) ^(1,2)
-------------	--

PIC12LF1	Operating Conditions (unless otherwise stated) Low-Power Sleep Mode											
PIC12F15	71/2	Low-Power Sleep Mode, VREGPM = 1										
Param. No.	Device Characteristics	Min.	Тур†	Max. +85°C	Max. +125°C	Units	Conditions					
					-		Vdd	Note				
D022	Base IPD		0.020	0.6	2.6	μA	1.8	WDT, BOR and FVR disabled,				
		_	0.025	0.8	2.9	μA	3.0	all peripherals inactive, VREGPM = 1				
D022	Base IPD	_	0.2	0.9	2.8	μA	2.3	WDT, BOR and FVR disabled,				
		_	0.3	3.0	3.8	μA	3.0	all peripherals inactive,				
			0.4	3.6	4.5	μA	5.0	Low-Power Sleep mode, VREGPM = 1				
D022A	Base IPD		9	14	15	μA	2.3	WDT, BOR and FVR disabled,				
			11	19	21	μA	3.0	all peripherals inactive,				
		_	12	21	22	μA	5.0	Normal Power Sleep mode, VREGPM = 0				
D023		_	0.3	0.8	2.9	μA	1.8	WDT Current				
		_	0.5	1.1	3.5	μA	3.0	1				
D023		_	0.5	1.7	4.1	μA	2.3	WDT Current				
			0.6	1.9	4.4	μA	3.0	1				
			0.7	2.1	4.7	μA	5.0	1				
D023A			13	18	20	μA	1.8	FVR Current				
		—	22	28	29	μA	3.0					
D023A			16	24	25	μA	2.3	FVR Current				
			19	30	31	μA	3.0					
			20	33	35	μA	5.0					
D024			6.5	9	11	μA	3.0	BOR Current				
D024			7.0	10	11	μA	3.0	BOR Current				
		_	8.0	12	13	μA	5.0					
D24A			0.2	2	4	μA	3.0	LPBOR Current				
D24A			0.4	2	4	μA	3.0	LPBOR Current				
		_	0.5	3	5	μA	5.0					
D026			0.03	0.7	2.7	μA	1.8	ADC Current (Note 3),				
		-	0.04	0.8	3	μA	3.0	No conversion in progress				
D026			0.2	1.3	3.8	μA	2.3	ADC Current (Note 3),				
			0.3	1.4	3.9	μA	3.0	No conversion in progress				
			0.4	1.5	4	μA	5.0					
D026A*			250		—	μA	1.8	ADC Current (Note 3), Conversion in progress				
		-	250	—	—	μA	3.0					
D026A*			280	—	—	μA	2.3	ADC Current (Note 3),				
			280	—	—	μA	3.0	Conversion in progress				
		—	280	—	—	μA	5.0					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC clock source is FRC.

PIC12LF1571/2		Operating Conditions (unless otherwise stated) Low-Power Sleep Mode											
PIC12F157	71/2	Low-Po	Low-Power Sleep Mode, VREGPM = 1										
Param.	Device Changeteriotics	Min	Truck	Max.	Max.	l lucito		Conditions					
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note					
D027		—	4	7	9	μA	1.8	Comparator,					
		_	4.2	8	10	μA	3.0	CxSP = 0					
D027		_	13	20	21	μA	2.3	Comparator,					
		_	14	23	25	μA	3.0	CxSP = 0					
		—	16	24	26	μA	5.0]					
D028A		—	20	35	36	μA	1.8	Comparator,					
		—	21	36	38	μA	3.0	Normal Power, CxSP = 1 (Note 1)					
D028A		_	28	47	48	μA	2.3	Comparator,					
		_	29	51	52	μA	3.0	Normal Power, $CxSP = 1$,					
		_	31	52	53	μA	5.0	VREGPM = 1 (Note 1)					

POWER-DOWN CURRENTS (IPD)^(1,2) (CONTINUED) **TABLE 26-3**:

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

Note 1: The peripheral Δ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with 2: the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC clock source is FRC.

TABLE 26-4: I/O PORTS

		ing Conditions (unless otherwi	,									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions					
	VIL	Input Low Voltage										
		I/O Ports:										
D030		with TTL Buffer	—	_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$					
D030A			_	_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$					
D031		with Schmitt Trigger Buffer	_		0.2 Vdd	V	$2.0V \leq V\text{DD} \leq 5.5V$					
		with I ² C Levels	—	_	0.3 Vdd	V						
		with SMbus Levels	_	_	0.8	V	$2.7V \leq V\text{DD} \leq 5.5V$					
D032		MCLR	_		0.2 Vdd	V						
	Vih	Input High Voltage										
		I/O Ports:										
D040		with TTL Buffer	2.0	—	—	V	$4.5V \leq V\text{DD} \leq 5.5V$					
D040A			0.25 VDD + 0.8	_	—	V	$1.8V \leq V\text{DD} \leq 4.5V$					
D041		with Schmitt Trigger Buffer	0.8 VDD	_	—	V	$2.0V \leq V\text{DD} \leq 5.5V$					
		with I ² C Levels	0.7 Vdd		—	V						
		with SMbus Levels	2.1	_	—	V	$2.7V \leq V\text{DD} \leq 5.5V$					
D042		MCLR	0.8 VDD		—	V						
	lı∟	Input Leakage Current ⁽¹⁾										
D060		I/O Ports	_	± 5	± 125	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, +85°C					
			_	± 5	± 1000	nA	$\label{eq:VSS} \begin{split} VSS &\leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance, +125}^\circ\text{C} \end{split}$					
D061		MCLR ⁽²⁾	—	± 50	± 200	nA	Vss \leq VPIN \leq VDD, Pin at high-impedance, +85°C					
	IPUR	Weak Pull-up Current										
D070*			25	100	200	μA	VDD = 3.3V, VPIN = VSS					
			25	140	300	μA	VDD = 5.0V, VPIN = VSS					
	Vol	Output Low Voltage										
D080		I/O Ports	—	_	0.6	V	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V					
	Voн	Output High Voltage					•					
D090		I/O Ports	Vdd - 0.7	_	_	V	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V					
		Capacitive Loading Specifica	tions on Output	t Pins		•	1					
D101A*	CIO	All I/O Pins			50	pF						
		1					1					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Standar	d Operat	ing Conditions (unless otherwis	e stated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP Pin	8.0	_	9.0	V	(Note 2)
D111	IDDP	Supply Current during Programming	-	—	10	mA	
D112	VBE	VDD for Bulk Erase	2.7		VDDMAX	V	
D113	VPEW	VDD for Write or Row Erase	VDDMIN		VDDMAX	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	—	1.0	_	mA	
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	_	mA	
		Program Flash Memory					
D121	Eр	Cell Endurance	10K	—	—	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
D122	VPRW	VDD for Read/Write	VDDMIN	—	VDDMAX	V	
D123	Tiw	Self-Timed Write Cycle Time	_	2	2.5	ms	
D124	TRETD	Characteristic Retention	-	40	_	Year	Provided no other specifications are violated
D125	EHEFC	High-Endurance Flash Cell	100K		—	E/W	$0^{\circ}C \le TA \le +60^{\circ}C$, lower byte last 128 addresses

TABLE 26-5: MEMORY PROGRAMMING SPECIFICATIONS

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and block erase.

2: Required only if single-supply programming is disabled.

TABLE 26-6: THERMAL CHARACTERISTICS

Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	56.7	°C/W	8-pin DFN 3x3 mm package
			89.3	°C/W	8-pin PDIP package
			149.5	°C/W	8-pin SOIC package
			39.4	°C/W	8-pin UDFN 3x3 mm package
TH02	θJC	Thermal Resistance Junction to Case	9.0	°C/W	8-pin DFN 3x3 mm package
			43.1	°C/W	8-pin PDIP package
			39.9	°C/W	8-pin SOIC package
			40.3	°C/W	8-pin UDFN 3x3 mm package
TH03	Тјмах	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation		W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	PINTERNAL = IDD x VDD ⁽¹⁾
TH06	Pi/o	I/O Power Dissipation		W	PI/O = Σ (IOL * VOL) + Σ (IOH * (VDD – VOH))
TH07	Pder	Derated Power	_	W	PDER = PDMAX (TJ – TA)/θJA ⁽²⁾

Standard Operating Conditions (unless otherwise stated)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature.

26.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

1. TppS2ppS

2. TppS

<u>2. 1pp0</u>			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	CLKIN
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 26-4: LOAD CONDITIONS







TABLE 26-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard	Standard Operating Conditions (unless otherwise stated)											
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions					
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	—	0.5	MHz	External Clock (ECL)					
			DC	—	4	MHz	External Clock (ECM)					
			DC	—	20	MHz	External Clock (ECH)					
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	_	8	ns	External Clock (EC)					
OS03	Тсү	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	Tcy = 4/Fosc					

Standard Operating Conditions (unless otherwise stated)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 26-8: OSCILLATOR PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%		16.0	—	MHz	V _{DD} = 3.0V, TA = 25°C (Note 2)			
OS09	LFosc	Internal LFINTOSC Frequency	_	_	31		kHz				
OS10*	Twarm	HFINTOSC Wake-up from Sleep Start-up Time	—	_	5	15	μS				
		LFINTOSC Wake-up from Sleep Start-up Time	—	_	0.5	_	ms				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

2: See Figure 26-6: "HFINTOSC Frequency Accuracy Over Device VDD and Temperature.





TABLE 26-9:PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	—	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—	_	2	ms	
F13*	ΔCLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





TABLE 26-10:	CLKOUT	AND I/O	TIMING	PARAMETERS
--------------	--------	---------	--------	------------

Standard	d Operating	Conditions (unless otherwise stated)					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	_	—	70	ns	$3.3V \le V\text{DD} \le 5.0V$
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—	_	72	ns	$3.3V \le V\text{DD} \le 5.0V$
OS13	TckL2ioV	CLKOUT↓ to Port Out Valid ⁽¹⁾	—	_	20	ns	
OS14	TioV2ckH	Port Input Valid Before CLKOUT ⁽¹⁾	Tosc + 200 ns	—	—	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port Out Valid	—	50	70*	ns	$3.3V \le V\text{DD} \le 5.0V$
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port Input Invalid (I/O in setup time)	50	—	—	ns	$3.3V \le V\text{DD} \le 5.0V$
OS17	TioV2osH	Port Input Valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	—	—	ns	
OS18*	TioR	Port Output Rise Time	_	40 15	72 32	ns	$\begin{array}{l} VDD = 1.8V,\\ 3.3V \leq VDD \leq 5.0V \end{array}$
OS19*	TioF	Port Output Fall Time		28 15	55 30	ns	$\begin{array}{l} VDD = 1.8V,\\ 3.3V \leq VDD \leq 5.0V \end{array}$
OS20*	Tinp	INT Pin Input High or Low Time	25	—	_	ns	
OS21*	Tioc	Interrupt-On-Change New Input Level Time	25	—	_	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



TABLE 26-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standar	rd Operat	ing Conditions (unless otherwise st	ated)				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2			μS	
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:512 prescaler used
32	Tost	Oscillator Start-up Timer Period ⁽¹⁾	_	1024	—	Tosc	
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0
34*	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS	
35	VBOR	Brown-out Reset Voltage ⁽²⁾	2.55 2.35 1.80	2.70 2.45 1.90	2.85 2.58 2.05	V V V	BORV = 0 BORV = 1 (PIC12F1571/2) BORV = 1 (PIC12LF1571/2)
36*	VHYST	Brown-out Reset Hysteresis	0	25	60	mV	$-40^{\circ}C \leq TA \leq +85^{\circ}C$
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	$V \text{DD} \leq V \text{BOR}$
38	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 26-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



FIGURE 26-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 26-12: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standa	rd Operating	Conditions (u	nless otherwis	e stated)					
Param. No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	ulse Width No Prescaler		0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low Pulse Width No Prescaler		No Prescaler	0.5 Tcy + 20	_	_	ns	
			With Prescaler		10	_	_	ns	
42*	T⊤0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = Prescale value
45*	T⊤1H	T1CKI High	Synchronous, N	No Prescaler	0.5 Tcy + 20	_	_	ns	
		Time	e Synchronous, with P		15	_	_	ns	
			Asynchronous		30	_	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20		_	ns	
		Time	Synchronous, w	vith Prescaler	15			ns	
			Asynchronous		30		_	ns	
47*	T⊤1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = Prescale value
			Asynchronous		60	_	_	ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	xternal Clock Edge to Timer		_	7 Tosc	—	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 26-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	Nr	Resolution	—		10	bit	
AD02	EIL	Integral Error	_	±1	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	_	±1	±1	LSb	No missing codes, VREF = 3.0V
AD04	EOFF	Offset Error	_	±1	±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_	±1	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage	1.8	_	Vdd	V	VREF = (VRPOS – VRNEG) (Note 4)
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	_	10	kΩ	Can go higher if external 0.01 μF capacitor is present on input pin.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total absolute error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 27.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

4: ADC VREF is selected by the ADPREF<0> bit.



FIGURE 26-11: ADC CONVERSION TIMING (ADC CLOCK Fosc-BASED)





TABLE 26-14: ADC CONVERSION REQUIREMENTS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
AD130*	TAD	ADC Clock Period (TADC)	1.0	_	6.0	μS	Fosc-based				
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.0	6.0	μS	ADCS<2:0> = x11 (ADC FRC mode)				
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	_	Tad	Set GO/DONE bit to conversion complete				
AD132*	TACQ	Acquisition Time	_	5.0	_	μS					
AD133*	THCD	Holding Capacitor Disconnect Time	_	1/2 TAD 1/2 TAD + 1TCY	_		Fosc-based, ADCS<2:0> = $x11$ (ADC FRC mode)				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, +25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.

TABLE 26-15: COMPARATOR SPECIFICATIONS⁽¹⁾

Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage		±7.5	±60	mV	CxSP = 1, VICM = VDD/2
CM02	VICM	Input Common-Mode Voltage	0		Vdd	V	
CM03	CMRR	Common-Mode Rejection Ration		50		dB	
CM04A	TRESP ⁽²⁾	Response Time Rising Edge		400	800	ns	CxSP = 1
CM04B		Response Time Falling Edge	_	200	400	ns	CxSP = 1
CM04C		Response Time Rising Edge		1200	_	ns	CxSP = 0
CM04D	1	Response Time Falling Edge	_	550	_	ns	CxSP = 0
CM05*	Тмс2о∨	Comparator Mode Change to Output Valid	—	—	10	μs	
CM06	CHYSTER	Comparator Hysteresis	_	25	_	mV	CxHYS = 1, CxSP = 1

* These parameters are characterized but not tested.

Note 1: See Section 27.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

Response time measured with one comparator input at VDD/2, while the other input transitions from 2: Vss to VDD.

TABLE 26-16: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS⁽¹⁾

Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = +25°C							
Param. No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
DAC01*	Clsb	Step Size	_	VDD/32		V	
DAC02*	CACC	Absolute Accuracy	_	_	± 1/2	LSb	
DAC03*	CR	Unit Resistor Value (R)	_	5K	_	Ω	
DAC04*	CST	Settling Time ⁽²⁾	_	_	10	μS	

These parameters are characterized but not tested.

Note 1: See Section 27.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

2: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.



TABLE 26-17: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
US120	TCKH2DTV	SYNC XMIT (Master and Slave) Clock High to Data-Out Valid		80	ns	$3.0V \leq V\text{DD} \leq 5.5V$	
				100	ns	$1.8V \leq V\text{DD} \leq 5.5V$	
US121	TCKRF	Clock Out Rise Time and Fall Time	e Time and Fall Time $-$ 45 ns $3.0V \le VDD \le 5$	$3.0V \leq V\text{DD} \leq 5.5V$			
		(Master mode)	_	50	ns	$1.8V \leq V\text{DD} \leq 5.5V$	
US122	TDTRF	Data-Out Rise Time and Fall Time		45	45 ns 3.0V ≤ VDD	$3.0V \leq V\text{DD} \leq 5.5V$	
				50	ns	$1.8V \leq V\text{DD} \leq 5.5V$	

FIGURE 26-14: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 26-18: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-Hold before $CK \downarrow$ (DT hold time)	10	_	ns		
US126	TCKL2DTL	Data-Hold after CK \downarrow (DT hold time)	15	_	ns		

27.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented is **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at +25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean – 3σ) respectively, where σ is a standard deviation over each temperature range.



FIGURE 27-1: IDD, EC OSCILLATOR, LOW-POWER MODE, Fosc = 32 kHz, PIC12LF1571/2 ONLY







FIGURE 27-4: IDD, EC OSCILLATOR, LOW-POWER MODE, Fosc = 500 kHz, PIC12F1571/2 ONLY





FIGURE 27-5: IDD TYPICAL, EC OSCILLATOR, MEDIUM POWER MODE, PIC12LF1571/2 ONLY



FIGURE 27-6: IDD MAXIMUM, EC OSCILLATOR, MEDIUM POWER MODE, PIC12LF1571/2 ONLY



FIGURE 27-7: IDD TYPICAL, EC OSCILLATOR, MEDIUM POWER MODE, PIC12F1571/2 ONLY









FIGURE 27-10: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC12LF1571/2 ONLY


FIGURE 27-11: IDD TYPICAL, EC OSCILLATOR, HIGH-POWER MODE, PIC12F1571/2 ONLY



8 MHz

4.0

VDD (V)

4.5

5.0

5.5

6.0

3.5

FIGURE 27-12: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC12F1571/2 ONLY

1.0

0.5

0.0 2.0

2.5

3.0

PIC12(L)F1571/2











FIGURE 27-15: IDD, MFINTOSC, Fosc = 500 kHz, PIC12LF1571/2 ONLY





PIC12(L)F1571/2











FIGURE 27-19: IDD TYPICAL, HFINTOSC, PIC12F1571/2 ONLY







FIGURE 27-21: IPD BASE, LOW-POWER SLEEP MODE, PIC12LF1571/2 ONLY



FIGURE 27-22: IPD BASE, LOW-POWER SLEEP MODE, PIC12F1571/2 ONLY



FIGURE 27-23: IPD, WATCHDOG TIMER (WDT), PIC12LF1571/2 ONLY







FIGURE 27-25: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC12LF1571/2 ONLY







FIGURE 27-27: IPD, BROWN-OUT RESET (BOR), BORV = 1, PIC12LF1571/2 ONLY





PIC12(L)F1571/2



FIGURE 27-30: IPD, LOW-POWER BROWN-OUT RESET (LPBOR = 0), PIC12F1571/2 ONLY





FIGURE 27-31: IPD, ADC NON-CONVERTING, PIC12LF1571/2 ONLY







FIGURE 27-33: IPD, COMPARATOR, LOW-POWER MODE (CxSP = 0), PIC12F1571/2 ONLY







FIGURE 27-35: IPD, COMPARATOR, NORMAL POWER MODE (CxSP = 1), PIC12F1571/2 ONLY



FIGURE 27-36: IPD, PWM, HFINTOSC MODE (16 MHz), PIC12LF1571/2 ONLY



FIGURE 27-37: IPD, PWM, HFINTOSC MODE (16 MHz), PIC12F1571/2 ONLY





NOTES:

28.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

28.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- · Local file history feature
- Built-in support for Bugzilla issue tracker

28.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

28.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

28.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

28.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

28.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

28.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

28.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

28.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

28.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

28.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

28.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

29.0 PACKAGING INFORMATION

29.1 Package Marking Information

8-Lead PDIP (300 mil)

8-Lead SOIC (3.90 mm)





Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

Package Marking Information (Continued)

8-Lead MSOP (3x3 mm)



8-Lead DFN (3x3x0.9 mm) 8-Lead UDFN (3x3x0.5 mm)



Example



Example



TABLE 29-1:8-LEAD 3x3x0.9 DFN (MF) TOP
MARKING

Part Number	Marking
PIC12F1571-E/MF	MFY0/YYWW/NNN
PIC12F1572-E/MF	MGA0/YYWW/NNN
PIC12F1571-I/MF	MFZ0
PIC12F1572-I/MF	MGB0
PIC12LF1571-E/MF	MGC0
PIC12LF1572-E/MF	MGE0
PIC12LF1571-I/MF	MGD0
PIC12LF1572-I/MF	MGF0

TABLE 29-2:8-LEAD 3x3x0.5 UDFN (RF)TOP MARKING

Part Number	Marking
PIC12F1571-E/MF	MFY0/YYWW/NNN
PIC12F1572-E/MF	MGA0/YYWW/NNN
PIC12F1571-I/MF	MFZ0
PIC12F1572-I/MF	MGB0
PIC12LF1571-E/MF	MGC0
PIC12LF1572-E/MF	MGE0
PIC12LF1571-I/MF	MGD0
PIC12LF1572-I/MF	MGF0

29.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











Microchip Technology Drawing No. C04-018D Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





ALTERNATE LEAD DESIGN

Units			INCHES	
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension L		MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width		6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	0 4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL C

	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	-	0.40

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	3.00 BSC			
Exposed Pad Width	E2	1.34	-	1.60	
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2	1.60	-	2.40	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.20	0.30	0.55	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	W2			2.40	
Optional Center Pad Length	T2			1.55	
Contact Pad Spacing	C1		3.10		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.65	
Distance Between Pads	G	0.30			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-254A Sheet 1 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Terminals	Ν		8	
Pitch	е		0.65 BSC	
Overall Height	А	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.065 REF		
Overall Width	E	3.00 BSC		
Exposed Pad Width	E2	1.40	1.50	1.60
Overall Length	D		3.00 BSC	
Exposed Pad Length	D2	2.20	2.30	2.40
Terminal Width	b	0.25	0.30	0.35
Terminal Length	L	0.35	0.45	0.55
Terminal-to-Exposed-Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-254A Sheet 2 of 2

8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			2.40
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Contact Pad (X6)	G1	0.20		
Contact Pad to Center Pad (X8)	G2	0.30		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2254A

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (10/2013)

Original release of this document.

Revision B (2/2014)

Updated PIC12(L)F1571/2 Family Types table Program Memory Flash heading (*words* to *K words*).

Revision C (8/2014)

Updated PWM chapter. Changed to Final data sheet. Updated IDD and IPD parameters in the Electrical Specification chapter. Added Characterization Graphs.

Added Section 1.1: Register and Bit Naming Conventions.

Updated Figures 5-3 and 15-5. Updated Tables 3-1, 3-7, and 3-10. Updated Section 15.2.5. Updated Equation 15-1.

Revision D (8/2015)

Updated Clocking Structure, Memory, Low-Power Features, Family Types table and Pin Diagram Table on cover pages.

Added Sections 3.2: High-Endurance Flash and 5.4: Clock Switching Before Sleep. Added Table 29-2 and 8-pin UDFN packaging.

Updated Examples 3-2 and 15-1.

Updated Figures 8-1, 21-1, 22-8 through 22-13 and 23-1.

Updated Registers 7-5, 8-1, 22-6 and 23-3.

Updated Sections 8.2.2, 15.2.6, 16.0, 21.0, 21.4.2, 22.3.3, 23.9.1.2, 23.11.1, 26.1 and 29.1.

Updated Tables 1, 3-3, 3-4, 3-10, 5-1, 16-1, 17-3, 22-2, 23-2, 26-6, 26-8 and 29-1.

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.		Examples:
Device	Tape and Reel Temperature Package Patte Option Range	n a) PIC12LF1571T - I/SO Tape and Reel, Industrial temperature, SOIC package
Device:	PIC12LF1571, PIC12F1571 PIC12LF1572, PIC12F1572	 b) PIC12F1572 - I/P Industrial temperature, PDIP package c) PIC12F1571-E/MF
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾	Extended Temperature, DFN package
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	Note 1: Tape and Reel identifier only appears in the
Package: ⁽²⁾	MF = Micro Lead Frame (DFN) 3x3x0.9 mm MS = MSOP P = Plastic DIP SN = SOIC RF = Micro Lead Frame (UDFN) 3x3x0.5 mm	catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-715-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15