

Table 5-1. Pin Functions (continued)

PIN			DESCRIPTION
NAME	TSSOP	UQFN, VQFN	
P5	10	8	P-port input/output (push-pull design structure). At power on, P5 is configured as an input.
P6	11	9	P-port input/output (push-pull design structure). At power on, P6 is configured as an input.
P7	12	10	P-port input/output (push-pull design structure). At power on, P7 is configured as an input.
$\overline{\text{RESET}}$	3	1	Active-low reset input. Connect to V_{CCI} through a pull-up resistor, if no active connection is used.
SCL	14	12	Serial clock bus. Connect to V_{CCI} through a pull-up resistor.
SDA	15	13	Serial data bus. Connect to V_{CCI} through a pull-up resistor.
V_{CCI}	1	15	Supply voltage of I ² C bus. Connect directly to the V_{CC} of the external I ² C controller. Provides voltage level translation.
V_{CCP}	16	14	Supply voltage of TCA6408A for P-ports

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TCA6408A			UNIT
		PW (TSSOP)	RGT (VQFN)	RSV (UQFN)	
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	122	65.5	127.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.4	92.1	62.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	67.1	40.0	48.4	°C/W
ψ_{JT}	Junction-to-top characterization parameter	10.8	6.9	2.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	66.5	21.3	48.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.8 Switching Characteristics

over recommended operating free-air temperature range, $C_L \leq 100$ pF (unless otherwise noted) (see [Figure 7-1](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	STANDARD MODE I ² C BUS		FAST MODE I ² C BUS		UNIT
			MIN	MAX	MIN	MAX	
t_{iv}	Interrupt valid time	P-Port		4		4	μ s
t_{ir}	Interrupt reset delay time	SCL		4		4	μ s
t_{pv}	Output data valid	SCL		400		400	ns
t_{ps}	Input data setup time	P-Port	0		0		ns
t_{ph}	Input data hold time	P-Port	300		300		ns

6.9 Typical Characteristics (continued)

$T_A = 25^\circ\text{C}$ (unless otherwise noted)




Figure 6-13. I/O Source Current vs Output High Voltage




Figure 6-14. I/O Source Current vs Output High Voltage




Figure 6-15. I/O Source Current vs Output High Voltage




Figure 6-16. I/O Source Current vs Output High Voltage






Figure 6-17. I/O High Voltage vs Temperature

7 Parameter Measurement Information



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS


BYTE	DESCRIPTION
1	I ² C address
2	Input register port data

- A. C_L includes probe and jig capacitance. t_{ocf} is measured with C_L of 10 pF or 400 pF.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-1. I²C Interface Load Circuit and Voltage Waveforms




INTERRUPT LOAD CONFIGURATION





- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- C. All parameters and waveforms are not applicable to all devices.

Figure 7-2. Interrupt Load Circuit And Voltage Waveforms



- A. C_L includes probe and jig capacitance.
- B. t_{pv} is measured from $0.7 \times V_{CC}$ on SCL to 50% I/O (P_n) output.
- C. All inputs are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r/t_f \leq 30$ ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 7-3. P-Port Load Circuit And Timing Waveforms



- C_L includes probe and jig capacitance.
- All inputs are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\text{ }\Omega$, $t_r/t_f \leq 30\text{ ns}$.
- The outputs are measured one at a time, with one transition per measurement.
- I/Os are configured as inputs.
- All parameters and waveforms are not applicable to all devices.

Figure 7-4. Reset Load Circuits And Voltage Waveforms

8 Detailed Description

8.1 Overview

The bidirectional voltage-level translation in the TCA6408A is provided through V_{CCI} . V_{CCI} should be connected to the V_{CC} of the external SCL/SDA lines. This indicates the V_{CC} level of the I²C bus to the TCA6408A. The voltage level on the P-port of the TCA6408A is determined by V_{CCP} .

The TCA6408A consists of one 8-bit Configuration (input or output selection), Input, Output, and Polarity Inversion (active high) Register. At power on, the I/Os are configured as inputs. However, the system controller can enable the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output Register. The polarity of the Input Port Register can be inverted with the Polarity Inversion Register. All registers can be read by the system controller.

The system controller can reset the TCA6408A in the event of a timeout or other improper operation by asserting a low in the $\overline{\text{RESET}}$ input. The power-on reset puts the registers in their default state and initializes the I²C/SMBus state machine. The $\overline{\text{RESET}}$ pin causes the same reset/initialization to occur without depowering the part.


The TCA6408A open-drain interrupt ($\overline{\text{INT}}$) output is activated when any input state differs from its corresponding Input Port Register state and is used to indicate to the system controller that an input state has changed.

$\overline{\text{INT}}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the TCA6408A can remain a simple target device.

The device P-port outputs have high-current sink capabilities for directly driving LEDs while consuming low device current.


One hardware pin (ADDR) can be used to program and vary the fixed I²C address and allow up to two devices to share the same I²C bus or SMBus.

8.2 Functional Block Diagrams



- A. All pin numbers shown are for the PW package.
- B. All I/Os are set to inputs at reset.

Figure 8-1. Logic Diagram (Positive Logic)



A. On power up or reset, all registers return to default values.

Figure 8-2. Simplified Schematic of P0 to P7

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

Applications of the TCA6408A will have this device connected as a target to an I²C controller (processor), and the I²C bus may contain any number of other target devices. The TCA6408A will be in a remote location from the controller, placed close to the GPIOs to which the controller needs to monitor or control.

A typical application of the TCA6408A will operate with a lower voltage on the controller side (V_{CCI}), and a higher voltage on the P-port side (V_{CCP}). The P-ports can be configured as outputs connected to inputs of devices such as enable, reset, power select, the gate of a switch, and LEDs. The P-ports can also be configured as inputs to receive data from interrupts, alarms, status outputs, or push buttons.

9.2 Typical Application

Figure 9-1 shows an application in which the TCA6408A can be used.



- A. Device address configured as 0100000 for this example.
- B. P0 and P2–P4 are configured as inputs.
- C. P1 and P5–P7 are configured as outputs.
- D. Resistors are required for inputs (on P-port) that may float. If a driver to an input will never let the input float, a resistor is not needed. Outputs (in the P-port) do not need pull-up resistors.

Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
I ² C input voltage (V _{CCI})	1.8 V
P-port input/output voltage (V _{CCP})	5 V
Output current rating, P-port sinking (I _{OL})	25 mA
Output current rating, P-port sourcing (I _{OH})	10 mA
I ² C bus clock (SCL) speed	400 kHz






Figure 9-3. Device Supplied by a Low Voltage

9.2.3 Application Curves



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (t_{GW}) and height (t_{GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 10-3 and Table 10-1 provide more information on how to measure these specifications.




Figure 10-3. Glitch Width And Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to the default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 10-4 and Table 10-1 provide more details on this specification.




Figure 10-4. V_{POR}

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TCA6408A :

- Automotive : [TCA6408A-Q1](#)


NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA6408APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TCA6408APWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TCA6408APWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0
TCA6408ARGTR	VQFN	RGT	16	3000	353.0	353.0	32.0
TCA6408ARGTRG4	VQFN	RGT	16	3000	353.0	353.0	32.0
TCA6408ARSVR	UQFN	RSV	16	3000	202.0	201.0	28.0



4220204/B 12/2023

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220204/B 12/2023

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/B 12/2023

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

RGT 16

GENERIC PACKAGE VIEW



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



4219032/A 02/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
4. Reference JEDEC registration MO-220

EXAMPLE BOARD LAYOUT


RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



4219032/A 02/2017

NOTES: (continued)


5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).
6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
86% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4219032/A 02/2017

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

GENERIC PACKAGE VIEW


RSV 16

UQFN - 0.55 mm max height

1.8 x 2.6, 0.4 mm pitch


ULTRA THIN QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4231225/A


RSV0016A



PACKAGE OUTLINE

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



4220314/C 02/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 25X



4220314/C 02/2020

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RSV0016A

UQFN - 0.55 mm max height

ULTRA THIN QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 25X

4220314/C 02/2020

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025