







TL331, TL331B, TL391B SLVS238K - AUGUST 1999 - REVISED SEPTEMBER 2023

# TL331B, TL391B and TL331 Single Comparators

#### 1 Features

- NEW TL331B and TL391B
- Improved specifications of B-version
  - Maximum rating: up to 38 V
  - ESD rating (HBM): 2k V
  - Improved reverse voltage performance
  - Low input offset: 0.37 mV
  - Low input bias current: 3.5 nA
  - Low supply-current: 430 μA
  - Faster response time of 1 µsec
  - TL391B provides an alternate pinout
- TL331B is improved drop-in replacement for
- Common-mode input voltage range includes
- Differential input voltage range equal to maximumrated supply voltage: ±38 V
- Low output saturation voltage
- Output compatible with TTL, MOS, and CMOS

## 2 Applications

- Vacuum robot
- Single phase UPS
- Server PSU
- Cordless power tool
- Wireless infrastructure
- **Appliances**
- **Building automation**
- Factory automation & control
- Motor drives
- Infotainment & cluster

## 3 Description

The TL331B and TL391B devices are the next generation versions of the industry-standard TL331 comparator. These next generation devices provide outstanding value for cost-sensitive applications, with features including lower offset voltage, higher supply voltage capability, lower supply current, lower input bias current, lower propagation delay, wider temperature range and improved 2kV ESD performance with drop-in replacement convenience. The TL331B is a drop-in improved replacement for both the TL331I and TL331K versions, while the TL391B provides an alternate pinout of the TL331B to replace competitive devices.

Operation from dual supplies also is possible as long as the difference between the two supplies is within 2 V to 36 V, and VCC is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

#### **Device Information**

PART NUMBER	(1) PACKAGE	BODY SIZE (NOM)
TL331, TL331B, TL391B	SOT-23 (5)	2.90 mm × 1.60 mm

For all available packages, see the orderable addendum at the end of the data sheet

#### **Family Comparison Table**

	, .			
Specification	TL331B TL391B	TL331I	TL331K	Units
Supply Votlage	2 to 36	2 to 36	2 to 36	V
Total Supply Current (5V to 36V max)	0.43	0.7	0.7	mA
Temperature Range	-40 to 125	-40 to 85	-40 to 105	°C
ESD (HBM)	2000	1000	1000	V
Offset Voltage (Max over temp)	± 4	± 9	± 9	mV
Input Bias Current (typ / max)	3.5 / 25	25 / 250	25 / 250	nA
Response Time (typ)	1	1.3	1.3	μsec




Table of	Contents	
1 Features	6.12 Typical Characteristics, TL331 and TL331K 6.13 Typical Characteristics, TL331B and TL391B 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.2 Typical Application 9 Device and Documentation Support 9.1 Documentation Support 9.2 Receiving Notification of Documentation Update 9.3 Support Resources 9.4 Trademarks 9.5 Electrostatic Discharge Caution 9.6 Glossary 10 Mechanical, Packaging, and Orderable Information	9 19 19 19 19 19 19 19 19 19 19 19 19 19
4 Revision History  NOTE: Page numbers for previous revisions may differ  Changes from Revision J (November 2020) to Revis	, -	Page
Added link to application note	<u> </u>	
Changes from Revision I (August 2020) to Revision	J (November 2020)	Page
Changed TL331B and TL391B minimum recommen Corrected Family Comparison Table supply voltages Updated Supply Voltage vs Supply Current Typical (	ded supply voltage to 2V throughouts for "B", "K" and "I" versions	1
Changes from Revision H (April 2020) to Revision I	(August 2020)	Page
<ul><li>Updated the numbering format for tables, figures, ar</li><li>Added "B" device Typical Char graphs</li></ul>		

Changes from Revision G (January 2015) to Revision H (April 2020)	Page
<ul> <li>Added TL331B and TL391B tables and pinouts, Updated front page for new B devices for APL.</li> </ul>	1
Added Input current, I <sub>IK</sub> in Absolute Maximum Ratings	
• Changed incorrect TL331 and TL331K Temp Ranges in Recommended Operating Conditions	
Changed text from: open-drain output to: open-collector output	15
• Removed sentence: This is enables much head room for modern day supplies of 3.3 V and 5.0	
• Changed the text 'The output NPN will sink current when the positive input voltage is higher that input voltage and the offset voltage' to 'The output NPN will sink current when the negative input voltage and the offset voltage' to 'The output NPN will sink current when the negative input voltage is higher than input voltage and the offset voltage' to 'The output NPN will sink current when the positive input voltage is higher than input voltage and the offset voltage' to 'The output NPN will sink current when the positive input voltage is higher than input voltage and the offset voltage' to 'The output NPN will sink current when the positive input voltage is higher than input voltage and the offset voltage' to 'The output NPN will sink current when the negative input voltage is higher than input voltage and the offset voltage' to 'The output NPN will sink current when the negative input voltage is higher than input voltage in the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output NPN will sink current when the negative input voltage is not the output voltage is not the output voltage is not the output voltage in the output voltage is not the ou	•
higher than the positive input voltage and the offset voltage.'	15
Changed Output Current specifications from: to: in Design Parameters	16
Changed first paragraph of the Response Time section	17
· Added Receiving Notification of Documentation Updates section and Community Resources se	ction19




# **5 Pin Configuration and Functions**



Note reversed inputs compared to similar common pinout

Figure 5-1. TL331, TL331B DBV Package, 5-Pin SOT-23, Top View



Note reversed inputs compared to similar common pinout

Figure 5-2. TL391B DBV Package, 5-Pin SOT-23, Top View

## **Pin Functions**

PIN					
	TL331, TL331B	TL391B	TYPE	DESCRIPTION	
NAME	NO.	NO.			
IN+	3	4	I	Positive Input	
IN-	1	3	I	Negative Input	
OUT	4	1	0	Open Collector/Drain Output	
V <sub>CC</sub>	5	5	_	Power Supply Input	
GND	2	2	_	Ground	



## **6 Specifications**

# 6.1 Absolute Maximum Ratings, TL331 and TL331K

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	0	36	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	-36	36	V
VI	Input voltage range (either input)	-0.3	36	V
Vo	Output voltage	0	36	V
Io	Output current	0	20	mA
	Duration of output short-circuit to ground <sup>(4)</sup>	Unlimited		
I <sub>IK</sub>	Input current <sup>(5)</sup>		-50	mA
TJ	Operating virtual junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the network ground.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.
- (5) Input current flows thorough parasitic diode to ground and will turn on parasitic transistors that will increase ICC and may cause output to be incorrect. Normal operation resumes when input current is removed.

## 6.2 Absolute Maximum Ratings, TL331B and TL391B

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>	-0.3	38	V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	-38	38	V
VI	Input voltage range (either input)	-0.3	38	V
Vo	Output voltage	-0.3	38	V
Io	Output current		20	mA
	Duration of output short-circuit to ground <sup>(4)</sup>	Unlimited		
I <sub>IK</sub>	Input current <sup>(5)</sup>		-50	mA
TJ	Operating virtual junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to the network ground.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Short circuits from outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.
- (5) Input current flows thorough parasitic diode to ground and will turn on parasitic transistors that will increase ICC and may cause output to be incorrect. Normal operation resumes when input current is removed.

# 6.3 ESD Ratings, TL331 and TL331K

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	\ \
V <sub>(ESD)</sub> Electrostatic discharge		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.4 ESD Ratings, TL331B and TL391B

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.5 Recommended Operating Conditions, TL331 and TL331K

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	36	V
$T_{J}$	Junction temperature, TL331	-40	85	°C
$T_{J}$	Junction temperature, TL331K	-40	105	°C

## 6.6 Recommended Operating Conditions, TL331B and TL391B

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	36	V
TJ	Junction temperature	-40	125	°C

#### 6.7 Thermal Information

THEOLOGIAL METRIC(1)		TL331, TL331K	TL331B, TL391B	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DBV (SOT-23)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	218.3	211.7	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	87.3	133.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.9	79.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.3	56.4	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	44.1	79.6	°C/W

 For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.



## 6.8 Electrical Characteristics, TL331B and TL391B

 $V_S = 5 \text{ V}$ ,  $V_{CM} = (V-)$ ;  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	Imput offect valte as	V <sub>S</sub> = 5 to 36V	-2.5	±0.37	2.5	mV
V <sub>IO</sub>	Input offset voltage	V <sub>S</sub> = 5 to 36V, T <sub>A</sub> = -40°C to +125°C	-4		4	mv
	Input bigg current			-3.5	-25	nA
I <sub>B</sub> Input bias current	input bias current	T <sub>A</sub> = -40°C to +125°C			-50	nA
	Input offset current		-10	±0.5	10	nA
I <sub>OS</sub> Input offset current	T <sub>A</sub> = -40°C to +125°C	-25		25	nA	
V	Input veltage range	V <sub>S</sub> = 3 to 36V	(V-) - 0.1		(V+) - 1.5	V
V <sub>CM</sub> Input volta	Input voltage range	V <sub>S</sub> = 3 to 36V, T <sub>A</sub> = -40°C to +125°C	(V-) - 0.05		(V+) - 2.0	V
A <sub>VD</sub>	Large signal differential voltage amplification	$V_S = 15V$ , $V_O = 1.4V$ to 11.4V; $R_L \ge 15k$ to $(V+)$	50	200		V/mV
	Law level output Voltage Couring	I <sub>SINK</sub> ≤ 4mA, V <sub>ID</sub> = -1V		110	400	mV
V <sub>OL</sub>	Low level output Voltage {swing from (V–)}	I <sub>SINK</sub> ≤ 4mA, V <sub>ID</sub> = -1V T <sub>A</sub> = -40°C to +125°C			550	mV
I <sub>OH-LKG</sub>	High-level output leakage current	(V+) = V <sub>O</sub> = 5 V; V <sub>ID</sub> = 1V		0.1	20	nA
I <sub>OH-LKG</sub>	High-level output leakage current	$(V+) = V_O = 36V; V_{ID} = 1V; T_A = -40$ °C to +125°C			1000	nA
I <sub>OL</sub>	Low level output current	V <sub>OL</sub> = 1.5V; V <sub>ID</sub> = -1V; V <sub>S</sub> = 5V	6	18		mA
L	Quiescent current	V <sub>S</sub> = 5 V, no load		210	330	μΑ
lQ	Quiescent current	V <sub>S</sub> = 36 V, no load, T <sub>A</sub> = -40°C to +125°C		275	430	μΑ

# 6.9 Switching Characteristics, TL331B and TL391B

 $V_S$  = 5V,  $V_{O\ PULLUP}$  = 5V,  $V_{CM}$  =  $V_S/2$ ,  $C_L$  = 15pF,  $R_L$  = 5.1k Ohm,  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>response</sub>	Propagation delay time, high-to-low; Small scale input signal <sup>(1)</sup>	Input overdrive = 5mV, Input step = 100mV		1000		ns
t <sub>response</sub>	Propagation delay time, high-to-low; TTL input signal <sup>(1)</sup>	TTL input with V <sub>ref</sub> = 1.4V		300		ns

(1) High-to-low and low-to-high refers to the transition at the input.



## 6.10 Electrical Characteristics, TL331 and TL331K

at specified free-air temperature, V<sub>CC</sub> = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub> (3)	MIN	TYP	MAX	UNIT	
V	Input offset voltage	V <sub>CC</sub> = 5 V to 30 V, V <sub>O</sub> = 1.4 V,	25°C		2	5	mV	
V <sub>IO</sub>	input onset voltage	$V_{IC} = V_{IC(min)}$	Full range			9	IIIV	
	Input offset current	V <sub>O</sub> = 1.4 V			5	50	nΛ	
I <sub>IO</sub>	input onset current	V <sub>O</sub> = 1.4 V	Full range			250	nA	
	Input bias current	V <sub>O</sub> = 1.4 V	25°C		-25	-250	nA	
I <sub>IB</sub>	input bias current	V <sub>O</sub> = 1.4 V	Full range			-400	пА	
V <sub>ICR</sub>	Common-mode input voltage range <sup>(2)</sup>		Full range	0 to V <sub>CC</sub> – 1.5			V	
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{CC}$ = 15 V, $V_{O}$ = 1.4 V to 11.4 V, R <sub>L</sub> ≥ 15 kΩ to $V_{CC}$	25°C	50	200		V/mV	
	High-level output current	V <sub>OH</sub> = 5 V, V <sub>ID</sub> = 1 V	25°C		0.1	50	nA	
Іон	righ-level output current	V <sub>OH</sub> = 30 V, V <sub>ID</sub> = 1 V	Full range			1	μΑ	
	Low-level output voltage	I = 4 m \ \/ = 1 \/	25°C		150	400	mV	
V <sub>OL</sub>	VOL EOW-level output voltage	$I_{OL} = 4 \text{ mA}, V_{ID} = -1 \text{ V}$	Full range			700	IIIV	
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> = 1.5 V, V <sub>ID</sub> = -1 V	25°C	6			mA	
I <sub>CC</sub>	Supply current	R <sub>L</sub> = ∞, V <sub>CC</sub> = 5 V	25°C		0.4	0.7	mA	

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V<sub>CC+</sub> 1.5 V, but either or both inputs can go to 30 V without damage.
- (3) Full range T<sub>A</sub> is -40°C to +85°C for I-suffix devices and -40°C to +105°C for K-suffix devices.

# 6.11 Switching Characteristics, TL331 and TL331K


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITION	TEST CONDITIONS					
Response time	$R_1$ connected to 5 V through 5.1 k $\Omega$ , $C_1 = 15 pF^{(1)}(2)$	100-mV input step with 5-mV overdrive	1.3				
	Confidence to 5 v tillough 5.1 kΩ, C[ = 15 pr	TTL-level input step	0.3	μs			


- (1) C<sub>L</sub> includes probe and jig capacitance.
- (2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.




# 6.12 Typical Characteristics, TL331 and TL331K




## 6.13 Typical Characteristics, TL331B and TL391B






















Figure 6-34. Response Time for Various Overdrives, High-to-Low Transition




Figure 6-35. Response Time for Various Overdrives, Low-to-High Transition

## 7 Detailed Description


#### 7.1 Overview

The TL331 family is a single comparator with the ability to operate up to 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its very wide supply voltages range (2 V to 36 V), low Iq, and fast response.

The open-collector output allows the user to configure the output's logic low voltage  $(V_{OL})$  and can be utilized to enable the comparator to be used in AND functionality.

The TL331B and TL391B are performance upgrades to standard TL331 using the latest process technologies allowing for lower offset voltages, lower input bias and supply currents and faster response time over an extended temperature range. The TL331B can drop-in replace the "I" or "K" versions of TL331. The TL391B is an alternate pinout for replacing competitive devices.

## 7.2 Functional Block Diagram



Current values shown are nominal.

#### 7.3 Feature Description

TL331x family consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common mode voltage capability, allowing TL331x to accurately function from ground to  $V_{CC}$  – 1.5 V differential input.

The output consists of an open collector NPN (pull-down or low side) transistor. The output NPN will sink current when the negative input voltage is higher than the positive input voltage and the offset voltage. The VOL is resistive and will scale with the output current. Please see Figure 6-3 for  $V_{OL}$  values with respect to the output current.

#### 7.4 Device Functional Modes

#### 7.4.1 Voltage Comparison

The TL331x operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pull-up) based on the input differential polarity.

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

TL331x will typically be used to compare a single signal to a reference or two signals against each other. Many users take advantage of the open drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes TL331x optimal for level shifting to a higher or lower voltage.

## 8.2 Typical Application




Figure 8-1. Typical Application Schematic

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as the input parameters.

**DESIGN PARAMETER EXAMPLE VALUE** Input Voltage Range 0 V to  $V_{CC}$  – 1.5 V Supply Voltage 2 V to 36 V Logic Supply Voltage (R<sub>PULLUP</sub> Voltage) 2 V to 36 V Output Current ( $V_{LOGIC}/R_{PULLUP}$ ) 1 µA to 4 mA Input Overdrive Voltage 100 mV Reference Voltage 2.5 V Load Capacitance (C<sub>I</sub>) 15 pF

**Table 8-1. Design Parameters** 

#### 8.2.2 Detailed Design Procedure

When using TL331x in a general comparator application, determine the following:

- Input voltage range
- · Minimum overdrive voltage
- Output and drive current
- Response time

#### 8.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common mode voltage range ( $V_{ICR}$ ) must be taken in to account. If temperature operation is above or below 25°C the  $V_{ICR}$  can range from 0 V to  $V_{CC}$  – 1.5 V. This limits

the input voltage range to as high as  $V_{CC}$  – 1.5 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Below is a list of input voltage situation and their outcomes:

- 1. When both IN- and IN+ are both within the common mode range:
  - a. If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
  - b. If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- 2. When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- 3. When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- 4. When IN- and IN+ are both higher than common mode, see Section 2 of Application Note

#### 8.2.2.2 Minimum Overdrive Voltage

Overdrive Voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage ( $V_{IO}$ ). In order to make an accurate comparison the Overdrive Voltage ( $V_{OD}$ ) should be higher than the input offset voltage ( $V_{IO}$ ). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8-2 and Figure 8-3 show positive and negative response times with respect to overdrive voltage.

#### 8.2.2.3 Output and Drive Current

Output current is determined by the load/pull-up resistance and logic/pull-up voltage. The output current will produce a output low voltage ( $V_{OL}$ ) from the comparator. In which  $V_{OL}$  is proportional to the output current. Use Figure 6-3 to determine  $V_{OL}$  based on the output current.

The output current can also effect the transient response. More is explained in the next section.

#### 8.2.2.4 TL331B & TL391B ESD Protection

The "B" versions add dedicated ESD protections on all the pins for improved ESD performance. Please see Application Note SNOAA35 for more information.

#### 8.2.2.5 Response Time


Response time is a function of input over drive. See <u>Section 8.2.3</u> for typical response times. The rise and fall times can be determined by the load capacitance ( $C_L$ ), load/pullup resistance ( $R_{PULLUP}$ ), and equivalent collector-emitter resistance ( $R_{CE}$ ).

- The rise time (τ<sub>R</sub>) is approximately τ<sub>R</sub> ~ R<sub>PULLUP</sub> × C<sub>L</sub>
- The fall time (τ<sub>F</sub>) is approximatelyτ<sub>F</sub> ~ R<sub>CE</sub> × C<sub>L</sub>
  - R<sub>CE</sub> can be determined by taking the slope of Figure 6-3 in its linear region at the desired temperature, or by dividing the V<sub>OL</sub> by I<sub>out</sub>



#### 8.2.3 Application Curves

The following curves were generated with 5 V on  $V_{CC}$  and  $V_{Logic}$ ,  $R_{PULLUP}$  = 5.1 k $\Omega$ , and 50 pF scope probe.



#### 8.2.4 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, it is recommended to use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can eat into the comparator's input common mode range and create an inaccurate comparison.

#### **8.2.5 Layout**

#### 8.2.5.1 Layout Guidelines

For accurate comparator applications without hysteresis it is important maintain a stable power supply with minimized noise and glitches, which can affect the high level input common mode voltage range. In order to achieve this, it is best to add a bypass capacitor between the supply voltage and ground. This should be implemented on the positive power supply and negative supply (if available). If a negative supply is not being used, do not put a capacitor between the IC's GND pin and system ground.

#### 8.2.5.2 Layout Example




Figure 8-4. TL331 Layout Example



# 9 Device and Documentation Support

## 9.1 Documentation Support

#### 9.1.1 Related Documentation

Application Design Guidelines for LM339, LM393, TL331 Family Comparators - SNOAA35

Analog Engineers Circuit Cookbook: Amplifiers (See Comparators section) - SLYY137

Precision Design, Comparator with Hysteresis Reference Design-TIDU020

Window comparator circuit - SBOA221

Reference Design, Window Comparator Reference Design- TIPD178

Comparator with and without hysteresis circuit - SBOA219

Inverting comparator with hysteresis circuit - SNOA997

Non-Inverting Comparator With Hysteresis Circuit - SBOA313

Zero crossing detection using comparator circuit - SNOA999

PWM generator circuit - SBOA212

How to Implement Comparators for Improving Performance of Rotary Encoder in Industrial Drive Applications - SNOAA41

A Quad of Independently Func Comparators - SNOA654

#### 9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 9.6 Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 20-Apr-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL331BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	331B	Samples
TL331IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG, T1IL, T1IS)	Samples
TL331IDBVRE4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG)	
TL331IDBVRG4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG)	
TL331IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(T1I8, T1IG, T1IL, T1IU)	Samples
TL331IDBVTG4	NRND	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T1IG	
TL331KDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	Samples
TL331KDBVRG4	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	
TL331KDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 105	(T1K8, T1KG, T1KJ, T1KL)	Samples
TL391BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	391B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

# PACKAGE OPTION ADDENDUM

www.ti.com 20-Apr-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TL331, TL331B, TL391B:

Automotive: TL331-Q1, TL331B-Q1, TL391B-Q1

■ Enhanced Product : TL331-EP

#### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 27-Mar-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL331BIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVRG4	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TL331IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331IDBVTG4	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331IDBVTG4	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL331KDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL331KDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL391BIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



www.ti.com 27-Mar-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL331BIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331IDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
TL331IDBVRG4	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331IDBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331IDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL331IDBVTG4	SOT-23	DBV	5	250	180.0	180.0	18.0
TL331IDBVTG4	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331KDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL331KDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL331KDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TL331KDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL391BIDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated