

Order

Now



#### **TPL5111**

SNAS659B-JUNE 2015-REVISED SEPTEMBER 2018

# **TPL5111 Nano-Power System Timer for Power Gating**

Technical

Documents

#### Features 1

- Selectable Time Intervals: 100 ms to 7200 s
- Timer Accuracy: 1% (Typical)
- Current Consumption at 2.5 V and 35 nA (Typical)
- **Resistor Selectable Time Interval**
- Manual Power-On Input
- **One-Shot Feature**
- Supply Voltage Range: 1.8 V to 5.5 V

#### Applications 2

- Duty Cycle Control of Battery-Powered Systems
- Internet of Things (IoT)
- Intruder Detection
- **Tamper Detection**
- Home Automation Sensors
- Thermostats
- **Consumer Electronics**
- Remote Sensor
- White Goods

#### Description 3

Tools &

Software

The TPL5111 Nano Timer is a low-power system timer designed for power gating in duty cycled or battery-powered applications. Consuming only 35 nA, the TPL5111 can be used to enable and disable the power supply for a micro-controller or other system device, drastically reducing the overall system standby current during the sleep time. This power saving enables the use of significantly smaller batteries for energy harvesting or wireless sensor applications. The TPL5111 provides selectable timing intervals from 100 ms to 7200 s. In addition, the TPL5111 has a unique one-shot feature where the timer will only assert its enable pulse for one cycle. The TPL5111 is available in a 6 -

Support &

Community


20

pin SOT23 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPL5111	SOT (6) DDC	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





2

# **Table of Contents**

1	Feat	tures 1					
2	Applications 1						
3	Description1						
4	Rev	ision History 2					
5	Pin	Configuration and Functions 3					
6	Spe	cifications 4					
	6.1	Absolute Maximum Ratings 4					
	6.2	ESD Ratings 4					
	6.3	Recommended Operating Ratings 4					
	6.4	Thermal Information 4					
	6.5	Electrical Characteristics 5					
	6.6	Timing Requirements 6					
	6.7	Typical Characteristics 7					
7	Deta	ailed Description 8					
	7.1	Overview					
	7.2	Functional Block Diagram 8					
	7.3	Feature Description					

	7.4	Device Functional Modes	. 9
	7.5	Programming	10
8	Арр	lication and Implementation	15
	8.1	Application Information	15
	8.2	Typical Application	15
9	Pow	er Supply Recommendations	16
10	Lay	out	16
	10.1	Layout Guidelines	16
	10.2	Layout Example	17
11	Dev	ice and Documentation Support	18
	11.1	Receiving Notification of Documentation Updates	18
	11.2	Community Resources	18
	11.3	Trademarks	18
	11.4	Electrostatic Discharge Caution	18
	11.5	Glossary	18
12	Mec	hanical, Packaging, and Orderable	
	Info	rmation	18

# 4 Revision History


Changes from Revision A (July 2015) to Revision B			
<ul> <li>Changed T<sub>ADC</sub> and R<sub>D</sub> equations in the <i>Quantization Error</i> section</li> </ul>	14		
Added Receiving Notification of Documentation Updates section			
Changes from Original (June 2015) to Revision A	Page		
Added full data sheet.			

#### ÈXAS ISTRUMENTS



#### TPL5111 SNAS659B – JUNE 2015–REVISED SEPTEMBER 2018

# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN TYPE <sup>(1)</sup>		DESCRIPTION			
NO.	NAME	ITPE()	DESCRIPTION	APPLICATION INFORMATION		
1	VDD	Р	Supply voltage			
2	GND	G	Ground			
3	DELAY/ M_DRV	Ι	Time interval configuration (during power on) and logic input for manual Power ON	Resistance between this pin and GND is used to select the time interval. The manual Power ON signal (logic HIGH) can also connected to this pin.		
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the $\mu$ C to indicate successful processing.		
5	DRVn	0	Power Gating output signal generated every t <sub>IP</sub>	The ENABLE pin of the LDO or DC-DC converter is connected to this pin. DRVn is active HIGH.		
6	EN/ ONE_SHOT	I	Select mode of operation	When EN/ONE_SHOT = HIGH, the TPL5111 works as a TIMER. When EN/ONE_SHOT = LOW, the TPL5111 asserts DRVn one time for the programmed time interval. In this mode, the DRVn signal may be manually asserted by applying a logic HIGH to the DELAY/M_DRV pin.		

(1) G= Ground, P= Power, O= Output, I= Input.

## **6** Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	-0.3	6.0	V
Input Voltage at any pin <sup>(2)</sup>	-0.3	VDD + 0.3	V
Input Current on any pin	-5	5	mA
Junction Temperature, T <sub>J</sub> <sup>(3)</sup>		150	°C
Storage Temperature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The voltage between any two pins should not exceed 6 V.

(3) The maximum power dissipation is a function of T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J(MAX)</sub>, R<sub>θJA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J(MAX)</sub>, R<sub>θJA</sub>. All numbers apply for packages soldered directly onto a printed-circuit board (PCB).

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human Body Model, per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V	
	Charged-device model (CDM), per JEDEC specification JESD22-101 $^{\left( 2\right) }$	±250	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Ratings

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	1.8	5.5	V
Temperature	-40	105	°C

#### 6.4 Thermal Information

		TPL5111	
	THERMAL METRIC <sup>(1)</sup>	DDC (SOT-23)	UNIT
		DDC 6 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	163	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	26	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	57	°C/W
ΨJT	Junction-to-top characterization parameter	7.5	°C/W
Ψјв	Junction-to-board characterization parameter	57	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).



#### 6.5 Electrical Characteristics<sup>(1)</sup>

Specifications are for  $T_A$ = 25°C, VDD-GND = 2.5 V, unless otherwise stated.

PARAMETER		TEST CONDITIONS		MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER SU	PPLY						
IDD	Supply current <sup>(4)</sup>	Operation mode			35	50	nA
		Digital conversion c resistance (Rext)	of external		200	400	μA
TIMER							1
t <sub>IP</sub>	Time interval Period	1650 selectable Time intervals	Minimum time interval		100		ms
			Maximum time interval		7200		s
	Time interval Setting Accuracy <sup>(5)</sup>	Excluding the preci	sion of Rext		±0.6%		
	Time interval Setting Accuracy over supply voltage	1.8 V ≤ VDD ≤ 5.5 '	V		±25		ppm/V
tosc	Oscillator Accuracy			-0.5%		0.5%	
	Oscillator Accuracy over temperature <sup>(6)</sup>	–40°C ≤ T <sub>A</sub> ≤ 105°C			±100	±400	ppm/°C
	Oscillator Accuracy over supply voltage	1.8 V ≤ VDD ≤ 5.5 V			±0.4		%/V
	Oscillator Accuracy over life time <sup>(7)</sup>				±0.24%		
t <sub>DONE</sub>	DONE Pulse width (6)			100			ns
t <sub>DRVn</sub>	DRVn Pulse width	DONE signal not re	ceived		t <sub>IP</sub> -50 ms		
t_Rext	Time to convert Rext				100	120	ms
DIGITAL LO	GIC LEVELS						
VIH	Logic High Threshold DONE pin			0.7 × VDD			V
VIL	Logic Low Threshold DONE pin					0.3 × VDD	V
VOU		I <sub>out</sub> = 100 μA		VDD - 0.3			V
VOH	Logic output High Level DRVn pin	I <sub>out</sub> = 1 mA		VDD - 0.7			V
VOL		I <sub>out</sub> = -100 μA				0.3	V
VUL	Logic output Low Level DRVn pin	$I_{out} = -1 \text{ mA}$				0.7	V
$\text{VIH}_{\text{M}_{\text{DRV}}}$	Logic High Threshold DELAY/M_DRV pin			1.5			V

(1) Electrical Characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

(4) The supply current excludes load and pullup resistor current. Input pins are at GND or VDD.

(5) The accuracy for time interval settings below 1 second is ±10 0 ms.

(6) This parameter is specified by design and/or characterization and is not tested in production.

(7) Operational life time test procedure equivalent to10 years.

#### **Timing Requirements** 6.6


			MIN <sup>(1)</sup> NOM <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
tr <sub>DRVn</sub>	Rise Time DRVn <sup>(3)</sup>	Capacitive load 50 pF	50		ns
tf <sub>DRVn</sub>	Fall Time DRVn <sup>(3)</sup>	Capacitive load 50 pF	50		ns
4D		Minimum delay <sup>(4)</sup>	100		ns
tD <sub>DONE</sub>	DONE to DRVn delay	Maximum delay (4)	t <sub>DRVn</sub>		
t <sub>M_DRV</sub>	Valid manual MOSFET Power ON	Observation time 30 ms	20		ms
t <sub>DB</sub>	De-bounce manual MOSFET Power ON		20		ms

(1) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary (2) over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material. This parameter is specified by design and/or characterization and is not tested in production.

(3)


(4) From DRVn rising edge.







### 6.7 Typical Characteristics





## 7 Detailed Description


#### 7.1 Overview

The TPL5111 is a timer with power gating feature. The TPL5111 can be used in power-cycled applications and provides selectable timing from 100 ms to 7200 s.

When configured in timer mode (EN/ONE\_SHOT= HIGH), the TPL5111 periodically asserts a DRVn signal to an LDO or DC-DC converter that is used to turn on a microcontroller. If the microcontroller replies with a DONE signal within the programmed time interval (<  $t_{DRVn}$ ), the TPL5111 de-asserts DRVn. Otherwise, the TPL5111 asserts DRVn for a time equal to  $t_{DRVn}$ .

The TPL5111 can also work in a one-shot mode (EN/ONE\_SHOT= LOW). In this mode, the DRVn signal is asserted just one time at the power on of the TPL5111. If the  $\mu$ C replies with a DONE signal within the programmed time interval (< t<sub>DRVn</sub>), the TPL5111 de-asserts DRVn. Otherwise the TPL5111 asserts DRVn for a time equal to t<sub>DRVn</sub>.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

The TPL5111 implements a periodic power gating feature or one-shot power gating according to the EN/ONE\_SHOT voltage. A manual Power ON function is realized by momentarily pulling the DELAY/M\_DRV pin to VDD.

#### 7.3.1 DRVn

The DRVn pin may be connected to the enable input of an LDO or DC-DC converter. The pulse generated at DRVn is equal to the programmed time interval period ( $t_{IP}$ ), minus 50 ms. It is shorter if a DONE signal is received from the  $\mu$ C before  $t_{IP}$  – 50 ms. If the DONE signal is not received within  $t_{IP}$  – 50 ms, the DRVn signal will be LOW for the last 50 ms of  $t_{IP}$  before the next cycle starts.

The default value (after resistance reading) is HIGH. The signal is sent out from the TPL5111 when the programmed time interval starts. When the DRVn is HIGH, the manual power ON signal is ignored.

#### 7.3.2 DONE

The DONE pin is driven by a  $\mu$ C to signal that the  $\mu$ C is working properly. The TPL5111 recognizes a valid DONE signal as a low to high transition. If two or more DONE signals are received within the time interval, only the first DONE signal is processed. The minimum DONE signal pulse length is 100 ns. When the TPL5111 receives the DONE signal it asserts DRVn logic LOW.



#### 7.4 Device Functional Modes

#### 7.4.1 Start-Up

During start-up after POR, the TPL5111 executes a one-time measurement of the resistance attached to the DELAY/M\_DRV pin in order to determine the desired time interval for DRVn. This measurement interval is  $t_{R_EXT}$ . During this measurement a constant current is temporarily flowing into  $R_{EXT}$ .

Once the reading of the external resistance is complete, the TPL5111 enters automatically in one of the two modes according to the EN/ONE\_SHOT value. The EN/ONE\_SHOT pin must be hard wired to GND or VDD according to the required mode of operation.




Figure 8. Startup - Timer Mode

#### 7.4.2 Timer Mode

During timer mode (EN/ONE\_SHOT = HIGH), the TPL5111 asserts periodic DRVn pulses according to the programmed time interval. The length of the DRVn pulses is set by the receiving of a DONE pulse from the  $\mu$ C. See Figure 8.

#### 7.4.3 One-Shot Mode

During one-shot mode (EN/ONE\_SHOT = LOW), the TPL5111 generates just one pulse at the DRVn pin which lasts according to the programmed time interval. In one-shot mode, other DRVn pulses can be triggered using the DELAY/M\_DRV pin. If a valid manual power ON occurs when EN/ONE\_SHOT is LOW, the TPL5111 generates just one pulse at the DRVn pin. The duration of the pulse is set by the programmed time interval. Also in this case, if a DONE signal is received within the programmed time interval (minus 50 ms), the DRVn output is asserted LOW. See Figure 9 and Figure 10.




Figure 9. Start-Up One-Shot Mode (DONE Received Within t<sub>IP</sub>)

### **Device Functional Modes (continued)**




Figure 10. Start-Up One-Shot Mode (No DONE Received Within t<sub>IP</sub>)

### 7.5 Programming

#### 7.5.1 Configuring the Time Interval With the DELAY/M\_DRV Pin

The time interval between two adjacent DRVn pulses (rising edges, in timer mode) is selectable through an external resistance ( $R_{EXT}$ ) between the DELAY/M\_DRV pin and ground. The resistance ( $R_{EXT}$ ) must be in the range between 500  $\Omega$  and 170 k $\Omega$ . At least a 1% precision resistance is recommended. See *Selection of the External Resistance* on how to set the time interval using  $R_{EXT}$ . During start-up, the external resistance is read immediately after POR.

#### 7.5.2 Manual Power ON Applied to the DELAY/M\_DRV Pin

If VDD is applied to the DELAY/M\_DRV pin after start-up is completed, the TPL5111 recognizes this as a manual Power ON condition. In this case R<sub>EXT</sub> is not re-read. If the manual Power ON is asserted during the POR or during the R<sub>EXT</sub> reading procedure, the reading procedure is aborted and is restarted as soon as the manual Power ON switch is released. A pulse on the DELAY/M\_DRV pin is recognized as a valid manual Power ON only if it lasts at least 20 ms (observation time is 30 ms). If DRVn is already HIGH the manual Power ON is ignored. The manual Power ON may be implemented using a switch (momentary mechanical action).




Figure 11. Manual Power ON in Timer Mode



# Programming (continued)

www.ti.com




Figure 12. Manual Power ON in One-Shot Mode

#### 7.5.2.1 DELAY/M\_DRV

A resistance in the range between 500  $\Omega$  and 170 k $\Omega$  must to be connected to the DELAY/M\_DRV pin to select a valid time interval. At POR and during the reading of R<sub>EXT</sub>, the DELAY/M\_DRV pin is internally connected to an analog signal chain through a multiplexer. After the reading of R<sub>EXT</sub>, the analog circuit is switched off and the DELAY/M\_DRV pin is internally connected to a digital circuit.

In this state, a logic HIGH applied to the DELAY/M\_DRV pin is interpreted by the TPL5111 as a manual power ON. The manual power ON detection is provided with a de-bounce feature (on both edges) which makes the TPL5111 insensitive to the glitches on the DELAY/M\_DRV.

The DELAY/M\_DRV pin must stay HIGH for at least 20 ms to be valid. Once a valid signal at DELAY/M\_DRV is understood as a manual power on, the DRVn signal will be asserted within the next 10 ms. Its duration will be according to the programmed time interval (minus 50 ms), or less if the DONE is received.

A manual power ON signal resets all the counters. The counters will restart as soon as a valid manual power ON signal is recognized and the signal at DELAY/M\_DRV pin is asserted LOW. Due to the asynchronous nature of the manual power ON signal and its arbitrary duration, the HIGH status of the DRVn signal may have an uncertainty of about ±5 ms.

An extended assertion of a logic HIGH at the DELAY/M\_DRV pin will turn on DRVn for a time longer than the programmed time interval. DONE signals received while the DELAY/M\_DRV is HIGH are ignored. If the DRVn is already HIGH the manual power ON is ignored.

#### 7.5.2.2 Circuitry

The manual Power ON may be implemented using a switch (momentary mechanical action). Using a single-pole single-throw (SPST) switch offers a low cost solution. The DELAY/M\_DRV pin may be directly connected to  $V_{DD}$  with  $R_{EXT}$  in the circuit. The current drawn from the supply voltage during the manual power ON is given by  $V_{DD}/R_{EXT}$ .

RUMENTS

### Programming (continued)




Figure 13. Manual Power ON With SPST Switch

#### 7.5.3 Selection of the External Resistance

To set the time interval, the external resistance  $R_{EXT}$  is selected according to Equation 1:

$$R_{EXT} = 100 \left( \frac{-b + \sqrt{b^2 - 4a(c - 100 T)}}{2a} \right)$$

where

- T is the desired time interval  $(t_{IP})$  in seconds.
- $R_{EXT}$  is the resistance value in  $\Omega$ .
- a, b, c are coefficients depending on the value of the desired time interval. The coefficients are selected from Table 1 based on the range in which the desired t<sub>IP</sub> falls. (1)

SET	TIME INTERVAL RANGE (S)	а	b	C
1	1 < T ≤ 5	0.2253	-20.7654	570.5679
2	5 < T ≤ 10	-0.1284	46.9861	-2651.8889
3	10 < T ≤ 100	0.1972	-19.3450	692.1201
4	100 < T ≤ 1000	0.2617	-56.2407	5957.7934
5	T > 1000	0.3177	-136.2571	34522.4680

#### Table 1. Coefficients for Equation 1

### EXAMPLE

Required time interval: 8 s

Coefficient set number 2 is used in this case. The formula becomes Equation 2.

$$R_{EXT} = 100 \left( \frac{46.9861 - \sqrt{46.9861^2 + 4^* 0.1284 \left(-2561.8889 - 100^* 8\right)}}{2^* 0.1284} \right)$$

The resistance value is 10.18 k $\Omega$ .

Table 2 and Table 3 contain example values of t<sub>IP</sub> and their corresponding value of R<sub>EXT</sub>.



#### Table 2. First 9 Time Intervals

t <sub>IP</sub> (ms)	RESISTANCE ( $\Omega$ )	CLOSEST REAL VALUE ( $\Omega$ )	PARALLEL of TWO 1% TOLERANCE RESISTORS, (kΩ)			
100	500	500	1.0 // 1.0			
200	1000	1000	-			
300	1500	1500	2.43 // 3.92			
400	2000	2000	-			
500	2500	2500	4.42 // 5.76			
600	3000	3000	5.36 // 6.81			
700	3500	3500	4.75 // 13.5			
800	4000	4000	6.19 // 11.3			
900	4500	4501	6.19 // 16.5			

#### Table 3. Most Common Time Intervals Between 1s to 2h

t <sub>IP</sub>	CALCULATED RESISTANCE ( $k\Omega$ )	CLOSEST REAL VALUE (kΩ)	PARALLEL of TWO 1% TOLERANCE RESISTORS,(kΩ)			
1s	5.20	5.202	7.15 // 19.1			
2s	6.79	6.788	12.4 // 15.0			
3s	7.64	7.628	12.7// 19.1			
4s	8.30	8.306	14.7 // 19.1			
5s	8.85	8.852	16.5 // 19.1			
6s	9.27	9.223	18.2 // 18.7			
7s	9.71	9.673	19.1 // 19.6			
8s	10.18	10.180	11.5 // 8.87			
9s	10.68	10.68	17.8 // 26.7			
10s	11.20	11.199	15.0 // 44.2			
20s	14.41	14.405	16.9 // 97.6			
30s	16.78	16.778	32.4 // 34.8			
40s	18.75	18.748	22.6 // 110.0			
50s	20.047	20.047	28.7 // 66.5			
1min	22.02	22.021	40.2 // 48.7			
2min	29.35	29.349	35.7 // 165.0			
3min	34.73	34.729	63.4 // 76.8			
4min	39.11	39.097	63.4 // 102.0			
5min	42.90	42.887	54.9 // 196.0			
6min	46.29	46.301	75.0 // 121.0			
7min	49.38	49.392	97.6 // 100.0			
8min	52.24	52.224	88.7 // 127.0			
9min	54.92	54.902	86.6 // 150.0			
10min	57.44	57.437	107.0 // 124.0			
20min	77.57	77.579	140.0 // 174.0			
30min	92.43	92.233	182.0 // 187.0			
40min	104.67	104.625	130.0 // 536.00			
50min	115.33	115.331	150.0 // 499.00			
1h	124.91	124.856	221.0 // 287.00			
1h30min	149.39	149.398	165.0 // 1580.0			
2h	170.00	170.00	340.0 // 340.0			



#### 7.5.4 Quantization Error

The TPL5111 can generate 1650 discrete timer intervals in the range of 100 ms to 7200 s. The first 9 intervals are multiples of 100 ms. The remaining 1641 intervals cover the range between 1 s to 7200 s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to Equation 3:

T  $-INT \begin{bmatrix} 1 \\ 2P^2 + bP \end{bmatrix} = c$ 

$$Err = 100 \frac{(T_{DESIRED} - T_{ADC})}{T_{DESIRED}}$$

where

$$R_{D} = \frac{R_{EXT}}{100}$$
(3)

R<sub>FXT</sub> is the resistance calculated with Equation 1 and a, b, c are the coefficients of the equation listed in Table 1.

#### 7.5.5 Error Due to Real External Resistance

 $R_{EXT}$  is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical  $R_{EXT}$  using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

- 1. Evaluate the min and max values of R<sub>EXT</sub> (R<sub>EXT\_MIN</sub>, R<sub>EXT\_MAX</sub> with Equation 1 using the selected commercial resistance values and their tolerances.
- 2. Evaluate the time intervals (T<sub>ADC\_MIN</sub>[R<sub>EXT\_MIN</sub>], T<sub>ADC\_MAX</sub>[R<sub>EXT\_MAX</sub>]) with the T<sub>ADC</sub> equation mentioned in Equation 3.
- 3. Find the errors using Equation 3 with  $T_{ADC_MIN}$ ,  $T_{ADC_MAX}$ .

The results of the formula indicate the accuracy of the time interval.

The example below illustrates the procedure.

- Desired time interval, T\_desired = 600 s,
- Required  $R_{EXT}$  from Equation 1,  $R_{EXT}$ = 57.44 k $\Omega$ .

From Table 3 R<sub>EXT</sub> can be built with a parallel combination of two commercial values with 1% tolerance: R1 = 107 k $\Omega$ , R2 = 124 k $\Omega$ . The uncertainty of the equivalent parallel resistance can be found using Equation 4:

$$uR_{II} = R_{II} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2}$$

where

• uRn (n=1,2) represent the uncertainty of a resistance (see Equation 5)

(4)

(5)

$$u_{Rn} = Rn \frac{Tolerance}{\sqrt{3}}$$

The uncertainty of the parallel resistance is 0.82%, which means the value of R<sub>EXT</sub> may range between R<sub>EXT\_MIN</sub> = 56.96 k $\Omega$  and R<sub>EXT\_MAX</sub> = 57.90 k $\Omega$ .

Using these value of  $R_{EXT}$ , the digitized timer intervals calculated by  $T_{ADC}$  equation mentioned in Equation 3 are respectively  $T_{ADC\_MIN} = 586.85$  s and  $T_{ADC\_MAX} = 611.3$  s, giving an error range of -1.88% / +2.19%. The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

In battery-powered applications one design constraint is the need for low current consumption. The TPL5111 is suitable in applications where there is a need to monitor environmental conditions at a fixed time interval, but at a very low rate. In these applications a watchdog or other internal timer in a  $\mu$ C is often used to implement a wake-up function. Typically, the power consumption of these timers is not optimized. Using the TPL5111 to implement a periodic power gating of the  $\mu$ C or of the entire system can reduce current consumption to only tens of nA.

#### 8.2 Typical Application

The TPL5111 can be used in environment sensor nodes such as humidity and temperature sensor node. The measured the humidity and temperature data may be transmitted to a host controller through a low power RF micro such as the CC2531. The temperature and the humidity in a home application do not change quickly, so the measurement and the transmission of the data can be done at very low rate, such as every 30 seconds. Using the TPL5111 as a system timer it is possible to completely turn off the RF micro when not transmitting and extend the battery life, as shown in Figure 14. The TPL5111 will turn on the LDO when the programmed time interval elapses. The manual Power ON switch can also be used to override the periodic turn-on behavior and enable on-demand power on.




Figure 14. Sensor Node

#### 8.2.1 Design Requirements

Assume that the system design requirements include a low current consumption constraint to maximize battery life. The data may be acquired at a rate which is in the range between 30 s and 60 s, so the programmability of the TPL5111 allows optimization of system power consumption.



### **Typical Application (continued)**

#### 8.2.2 Detailed Design Procedure

When the primary constraint is battery life, the selection of a low power voltage regulator or DC-DC converter to power the  $\mu$ C is mandatory. The first step in the design is to calculate the power consumption of each device in the different modes of operation. An example is the HDC1000 digital humidity and temperature sensor combined with an RF micro. In measurement mode, the RF micro is in normal operating and transmission mode. The LDO or DC-DC converter should be selected to provide the necessary current source. For example, the HDC1000 consumes a maximum of 220  $\mu$ A during a humidity measurement, and 300  $\mu$ A during start-up. The CC2531 consumes 29 mA in TX mode. The LDO should be capable of sourcing > 30 mA, which is an easy requirement to meet.

Assuming the desired wake-up interval is 30 seconds, then referring to Table 3, the values for parallel R<sub>EXT</sub> resistors are 32.4 k $\Omega$  and 34.8 k $\Omega$ .

#### 8.2.3 Application Curve




Figure 15. Effect of TPL5111 on Current Consumption

### 9 Power Supply Recommendations

The TPL5111 requires a voltage supply within 1.8 V and 5.5 V. A multilayer ceramic bypass X7R capacitor of 0.1  $\mu$ F between VDD and GND pin is recommended.

## 10 Layout

### 10.1 Layout Guidelines

The DELAY/M\_DRV pin is sensitive to parasitic capacitance. TI recommends that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the DRVn pin is also improved by keeping the trace length between the TPL5111 and the enable input of the LDO/DC-DC converter short to reduce the parasitic capacitance. The EN/ONE\_SHOT should to be tied to GND or VDD with short traces, and should never be left floating. The DONE input should never be left floating. If not tied to a  $\mu$ C GPIO, the DONE pin should be tied to ground.



# 10.2 Layout Example




Figure 16. Layout



### **11** Device and Documentation Support

#### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPL5111DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZFVX	Samples
TPL5111DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZFVX	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

10-Dec-2020


# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL5111DDCR	SOT- 23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5111DDCT	SOT- 23-THIN	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



# PACKAGE MATERIALS INFORMATION

29-Oct-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL5111DDCR	SOT-23-THIN	DDC	6	3000	208.0	191.0	35.0
TPL5111DDCT	SOT-23-THIN	DDC	6	250	208.0	191.0	35.0


# **DDC0006A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-193.




# **DDC0006A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DDC0006A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated