

TPS25200 5-V eFuse With Precision Adjustable Current Limit and Overvoltage Clamp

1 Features

- 2.5-V to 6.5-V operation
- Input withstands Up to 20 V
- 7.6-V input overvoltage shutoff
- 5.25-V to 5.55-V fixed overvoltage clamp
- 0.6- μ s overvoltage lockout response
- 3.5- μ s short circuit response
- Integrated 60-m Ω high-side MOSFET
- Up to 2.5 A continuous load current
- $\pm 6\%$ current-limit accuracy at 2.9 A
- Reverse current blocking while disabled
- Built-in soft start
- Pin-to-pin compatible with TPS2553
- UL 2367 recognized
 - File no. 169910
 - $R_{ILIM} \geq 33 \text{ k}\Omega$ (3.12-A maximum)

2 Applications

- USB power switch
- USB slave devices
- Cell/smart phones
- 3G, 4G wireless data-card
- Solid State Drives (SSD)
- 3-V or 5-V adapter powered devices

3 Description


The TPS25200 is a 5-V eFuse with precision current limit and overvoltage clamp. The device provides robust protection for load and source during overvoltage and overcurrent events.

The TPS25200 is an intelligent protected load switch with V_{IN} tolerant to 20 V. In the event that an incorrect voltage is applied at IN, the output clamps to 5.4 V to protect the load. If the voltage at IN exceeds 7.6 V, the device disconnects the load to prevent damage to the device and/or load.

The TPS25200 has an internal 60-m Ω power switch and is intended for protecting source, device, and load under a variety of abnormal conditions. The device provides up to 2.5 A of continuous load current. Current limit is programmable from 85 mA to 2.9 A with a single resistor to ground. During overload events output current is limited to the level set by R_{ILIM} . If a persistent overload occurs the device eventually goes into thermal shutoff to prevent damage to the TPS25200.

Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TPS25200	WSO6 (6)	2.00 mm \times 2.00 mm



Simplified Schematic




Table of Contents

1 Features	1	8.4 Device Functional Modes.....	13
2 Applications	1	9 Application and Implementation	14
3 Description	1	9.1 Application Information.....	14
4 Revision History	2	9.2 Typical Application.....	14
5 Pin Configuration and Functions	3	10 Power Supply Recommendations	22
6 Specifications	4	11 Layout	22
6.1 Absolute Maximum Ratings.....	4	11.1 Layout Guidelines.....	22
6.2 ESD Ratings.....	4	11.2 Layout Example.....	22
6.3 Recommended Operating Conditions.....	4	12 Device and Documentation Support	23
6.4 Thermal Information.....	4	12.1 Documentation Support.....	23
6.5 Electrical Characteristics.....	5	12.2 Receiving Notification of Documentation Updates.....	23
6.6 Timing Requirements.....	6	12.3 Support Resources.....	23
6.7 Typical Characteristics.....	7	12.4 Trademarks.....	23
7 Parameter Measurement Information	9	12.5 Electrostatic Discharge Caution.....	23
8 Detailed Description	10	12.6 Glossary.....	23
8.1 Overview.....	10	13 Mechanical, Packaging, and Orderable Information	23
8.2 Functional Block Diagram.....	11		
8.3 Feature Description.....	11		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (February 2020) to Revision E (June 2021)	Page
• Updated the numbering format for tables, figures and cross-references throughout the document	1
• Corrected package type.....	3
• Corrected package type.....	4
Changes from Revision C (September 2017) to Revision D (February 2020)	Page
• Updated Figure 9-5	15
Changes from Revision B (February 2017) to Revision C (September 2017)	Page
• Changed Package from SON to WSON in the <i>Device Information</i> table	1
Changes from Revision A (March 2014) to Revision B (February 2017)	Page
• Added UL certification status to Features section	1
Changes from Revision * (March 2014) to Revision A (March 2014)	Page
• Changed the t_{off} TYP value From: 0.24 ms To: 0.22 ms	6
• Added condition: $V_{EN} = V_{IN} = 0$ V to Figure 6-3	7
• Changed Figure 6-8 graph title From: Discharge Resistance To: V_{IN}	7
• Changed Equation 4 From = 2470 mA to = 2479 mA.....	16

5 Pin Configuration and Functions




Figure 5-1. DRV Package 6-Pin WSON Top View

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	4	I	Logic-level control input. When is driven high, the power switch is enabled. When it is driven low, turn power switch off. This pin cannot be left floating and it must be limited below the absolute maximum rating if tied to V_{IN}
FAULT	3	O	Active-low open-drain output, asserted during overcurrent, overvoltage or overtemperature. Connect a pull up resistor to the logic I/O voltage
GND	5	—	Ground connection; connect externally to PowerPAD
ILIM	2	O	External resistor used to set current-limit threshold; Recommended $33\text{ k}\Omega \leq R_{ILIM} \leq 1100\text{ k}\Omega$
IN	6	I	Input voltage; connect a 0.1- μF or greater ceramic capacitor from IN to GND as close to the IC as possible
OUT	1	O	Protected power switch V_{OUT}
PowerPAD™	PAD	—	Internally connected to GND; used to heat-sink the part to the circuit board traces. Connect PowerPAD to GND terminal externally

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, voltage are referenced to GND (unless otherwise noted) ⁽¹⁾

	MIN	MAX	UNIT
Voltage on IN	-0.3	20	V
Voltage on OUT, EN, ILIM, FAULT	-0.3	7	V
Voltage from IN to OUT	-7	20	V
I _O Continuous output current	Thermally Limited		
Continuous FAULT output sink current		25	mA
Continuous ILIM output source current		150	μA
T _J Operating junction temperature	Internally limited		
T _{stg} Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolutemaximum- rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range, voltage are referenced to GND (unless otherwise noted)

	MIN	MAX	UNIT
V _{IN} Input voltage of IN	2.5	6.5	V
V _{EN} Enable terminal voltage	0	6.5	V
I _{FAULT} Continuous FAULT sink current	0	10	mA
I _{OUT} Continuous output current of OUT		2.5	A
R _{ILIM} Current-limit set resistors	33	1100	kΩ
T _J Operating junction temperature	-40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS25200	UNIT
	DRV (WSON)	
	6 PINS	
θ _{JA} Junction-to-ambient thermal resistance	66.5	°C/W
θ _{JCtop} Junction-to-case (top) thermal resistance	83.4	°C/W
θ _{JB} Junction-to-board thermal resistance	36.1	°C/W
ψ _{JT} Junction-to-top characterization parameter	1.6	°C/W
ψ _{JB} Junction-to-board characterization parameter	36.5	°C/W
θ _{JCbot} Junction-to-case (bottom) thermal resistance	7.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Conditions are $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$ and $2.5\text{ V} \leq V_{\text{IN}} \leq 6.5\text{ V}$. $V_{\text{EN}} = V_{\text{IN}}$, $R_{\text{ILIM}} = 33\text{ k}\Omega$. Positive current into terminals. Typical value is at 25°C . All voltages are with respect to GND (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SWITCH							
$r_{\text{DS(on)}}$	IN–OUT resistance ⁽¹⁾	$2.5\text{ V} \leq V_{\text{IN}} \leq 5\text{ V}$, $I_{\text{OUT}} = 2.5\text{ A}$	$T_J = 25^{\circ}\text{C}$	60	70	m Ω	
			$-40^{\circ}\text{C} \leq T_J \leq +85^{\circ}\text{C}$	60	90		
			$-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$	60	99		
ENABLE INPUT EN							
	EN terminal turnon threshold	Input rising			1.9	V	
	EN terminal turnoff threshold	Input falling	0.6			V	
	Hysteresis			330 ⁽²⁾		mV	
I_{EN}	Leakage current	$V_{\text{EN}} = 0\text{ V}$ or 5.5 V	-2		2	μA	
DISCHARGE							
R_{DCHG}	OUT discharge resistance	$V_{\text{OUT}} = 5\text{ V}$, $V_{\text{EN}} = 0\text{ V}$		480	625	Ω	
CURRENT LIMIT							
I_{OS}	Current - limit, See Figure 7-4	$R_{\text{ILIM}} = 33\text{ k}\Omega$		2773	2952	3127	mA
			$R_{\text{ILIM}} = 40.2\text{ k}\Omega$	2270	2423	2570	
			$R_{\text{ILIM}} = 56\text{ k}\Omega$	1620	1740	1860	
			$R_{\text{ILIM}} = 80.6\text{ k}\Omega$	1110	1206	1300	
			$R_{\text{ILIM}} = 150\text{ k}\Omega$	590	647	710	
			$R_{\text{ILIM}} = 1100\text{ k}\Omega$	40	83	130	
OVERVOLTAGE LOCKOUT, IN							
$V_{\text{(OVLO)}}$	IN rising OVLO threshold voltage	IN rising	6.8	7.6	8.45	V	
	Hysteresis			70 ⁽²⁾		mV	
VOLTAGE CLAMP, OUT							
$V_{\text{(OVC)}}$	OUT clamp voltage threshold	$C_L = 1\text{ }\mu\text{F}$, $R_L = 100\text{ }\Omega$, $V_{\text{IN}} = 6.5\text{ V}$	5.25	5.4	5.55	V	
SUPPLY CURRENT							
$I_{\text{IN(off)}}$	Supply current, low-level output	$V_{\text{EN}} = 0\text{ V}$, $V_{\text{IN}} = 5\text{ V}$		0.8	5	μA	
			$V_{\text{EN}} = 0$ or 5 V , $V_{\text{IN}} = 20\text{ V}$	1000	1700		
$I_{\text{IN(on)}}$	Supply current, high-level output	$V_{\text{IN}} = 5\text{ V}$, No load on OUT	$R_{\text{ILIM}} = 33\text{ k}\Omega$	143	200	μA	
			$R_{\text{ILIM}} = 150\text{ k}\Omega$	134	190		
I_{REV}	Reverse leakage current	$V_{\text{OUT}} = 6.5\text{ V}$, $V_{\text{IN}} = V_{\text{EN}} = 0\text{ V}$, $T_J = 25^{\circ}\text{C}$, measure I_{OUT}		3	5	μA	
UNDERVOLTAGE LOCKOUT, IN							
V_{UVLO}	IN rising UVLO threshold voltage	IN rising		2.35	2.45	V	
	Hysteresis			30 ⁽²⁾		mV	
FAULT FLAG							
V_{OL}	Output low voltage, FAULT	$I_{\text{FAULT}} = 1\text{ mA}$		50	180	mV	
	Off-state leakage	$V_{\text{FAULT}} = 6.5\text{ V}$			1	μA	
THERMAL SHUTDOWN							
	Thermal shutdown threshold, OTSD2		155			$^{\circ}\text{C}$	
	Thermal shutdown threshold only in current-limit, OTSD1		135				
	Hysteresis			20 ⁽²⁾			

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature. Thermal effects must be taken into account separately.

- (2) These parameters are provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.


6.6 Timing Requirements

Conditions are $-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$ and $2.5\text{ V} \leq V_{\text{IN}} \leq 6.5\text{ V}$. $V_{\text{EN}} = V_{\text{IN}}$, $R_{\text{ILIM}} = 33\text{ k}\Omega$. Positive current are into terminals. Typical value is at 25°C . All voltages are with respect to GND (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SWITCH						
t_r	OUT voltage rise time	$C_L = 1\ \mu\text{F}$, $R_L = 100\ \Omega$, (see Figure 7-2)	2.05	3.2		ms
t_f	OUT voltage fall time		0.18	0.2		
ENABLE INPUT EN						
t_{on}	Turnon time	$2.5\text{ V} \leq V_{\text{IN}} \leq 5\text{ V}$, $C_L = 1\ \mu\text{F}$, $R_L = 100\ \Omega$, (see Figure 7-2)	5.12	7.3		ms
t_{off}	Turnoff time		0.22	0.3		ms
CURRENT LIMIT						
$t_{\text{(IOS)}}$	Short-circuit response time	$V_{\text{IN}} = 5\text{ V}$ (see Figure 7-4)	3.5 ⁽¹⁾			μs
OVERVOLTAGE LOCKOUT, IN						
$t_{\text{(OVLO_off_delay)}}$	Turnoff delay for OVLO	$V_{\text{IN}} 5\text{ V}$ to 10 V with $1\text{-V}/\mu\text{s}$ ramp up rate, V_{OUT} with $100\text{-}\Omega$ load	0.6 ⁽¹⁾			μs
FAULT FLAG						
	$\overline{\text{FAULT}}$ deglitch	$\overline{\text{FAULT}}$ assertion or de-assertion due to overcurrent condition	5	8	12	ms


- (1) This parameter is provided for reference only and does not constitute part of TI's published device specifications for purposes of TI's product warranty.

6.7 Typical Characteristics




$R_{ILIM} = 33 \text{ K}\Omega$

Figure 6-1. $I_{IN(on)}$ vs Junction Temperature



$R_{ILIM} = 33 \text{ K}\Omega$

Figure 6-2. $I_{IN(off)}$ vs Junction Temperature



$V_{EN} = V_{IN} = 0 \text{ V}$

Figure 6-3. I_{REV} vs Junction Temperature






Figure 6-4. $r_{DS(on)}$ vs Junction Temperature



$V_{EN} = V_{IN} = 0 \text{ V}$



Figure 6-5. $V_{OV(LO)}$ vs Junction Temperature



$C_L = 1 \mu\text{F}$ $R_L = 100 \Omega$ $V_{IN} = 6.5 \text{ V}$

Figure 6-6. $V_{O(VC)}$ vs Junction Temperature

6.7 Typical Characteristics (continued)



7 Parameter Measurement Information




Figure 7-1. Output Rise-Fall Test Load




Figure 7-3. Enable Timing, Active High Enable




Figure 7-2. Power-On and Off Timing




Figure 7-4. Output Short Circuit Parameters

8 Detailed Description

8.1 Overview

The TPS25200 is an intelligent low voltage switch or e-Fuse with robust overcurrent and overvoltage protection which are suitable for a variety of applications.


The TPS25200 current limited power switch uses N-channel MOSFETs in applications requiring up to 2.5 A of continuous load current. The device allows the user to program the current-limit threshold between 85 mA and 2.9 A (typical) via an external resistor. The device enters constant-current mode when the load exceeds the current-limit threshold.

The TPS25200 Input can withstand 20-V DC voltage, but clamps V_{OUT} to a precision regulated 5.4 V and shuts down in the event V_{IN} exceeds 7.6 V. The device also integrates overcurrent and short circuit protection. The precision overcurrent limit helps to minimize over design of the input power supply while the fast response short circuit protection isolates the load when a short circuit is detected.

The additional features include:

- Enable the device can be put into a sleep mode for portable applications.
- Overtemperature protection to safely shutdown in the event of an overcurrent event or a slight overvoltage event where the V_{OUT} clamp is engaged over and extended period of time.
- Deglitched fault reporting to filter the Fault signal to ensure the TPS25200 do not provide false fault alerts.
- Output discharge pull-down to help ensue a load is in fact off and not in some undefined operational state.
- Reverse blocking when disabled to prevent back-drive from an active load inadvertently causing undetermined behavior in the application.

8.2 Functional Block Diagram



A. 6.4-V Typical Clamp Voltage

8.3 Feature Description

8.3.1 Enable

This logic enable input controls the power switch and device supply current. A logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

EN can be tied to V_{IN} with a pull up resistor, and is protected with an integrated zener diode. Use a sufficiently large (300-k Ω) pull up resistor to ensure that the $V_{(EN)}$ is limited below the absolute maximum rating.

8.3.2 Thermal Sense

The TPS25200 self protects by using two independent thermal sensing circuits that monitor the operating temperature of the power switch and disable operation if the temperature exceeds recommended operating conditions. The TPS25200 device operates in constant-current mode during an overcurrent condition, which increases the voltage drop across power switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor (OTSD1) turns off the power switch when the die temperature exceeds 135°C (minimum) and the part is in current limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 20°C.

The TPS25200 also has a second ambient thermal sensor (OTSD2). The ambient thermal sensor turns off the power switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current limit and turns on the power switch after the device has cooled approximately 20°C. The TPS25200 continues to cycle off and on until the fault is removed.

8.3.3 Overcurrent Protection

The TPS25200 thermally protects itself by thermal cycling during an extended overcurrent condition. The device turns off when the junction temperature exceeds 135°C (typical) while in current limit. The device remains off until the junction temperature cools 20°C (typical) and then restarts. The TPS25200 cycles on/off until the overload is removed (see [Figure 9-13](#) and [Figure 9-16](#)).

The TPS25200 responds to an overcurrent condition by limiting their output current to the I_{OS} levels shown in [Figure 7-4](#). When an overcurrent condition is detected, the device maintains a constant output current and the output voltage is reduced accordingly. During an over current event, two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS25200 ramps the output current to I_{OS} . The TPS25200 devices limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see [Figure 7-4](#)). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and limits the output current to I_{OS} . Similar to the previous case, the TPS25200 limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

8.3.4 FAULT Response

The $\overline{\text{FAULT}}$ open-drain output is asserted (active low) during an overcurrent, overtemperature or overvoltage condition. The TPS25200 asserts the $\overline{\text{FAULT}}$ signal until the fault condition is removed and the device resumes normal operation. The TPS25200 is designed to eliminate false $\overline{\text{FAULT}}$ reporting by using an internal delay "deglitch" circuit for overcurrent (8-ms typical) conditions without the need for external circuitry. This ensures that $\overline{\text{FAULT}}$ is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving current-limit induced fault conditions.

The $\overline{\text{FAULT}}$ signal is not deglitched when the MOSFET is disabled due to an overtemperature condition but is deglitched after the device has cooled and begins to turnon. This unidirectional deglitch prevents $\overline{\text{FAULT}}$ oscillation during an overtemperature event.

The $\overline{\text{FAULT}}$ signal is not deglitched when the MOSFET is disabled into OVLO or out of OVLO. The TPS25200 does not assert the $\overline{\text{FAULT}}$ during output voltage clamp mode.

Connect $\overline{\text{FAULT}}$ with a pull up resistor to a low voltage I/O rail.

8.3.5 Output Discharge

A 480- Ω (typical) output discharge dissipates stored charge and leakage current on OUT when the TPS25200 is in UVLO, disabled or OVLO. The pull down capability decreases as V_{IN} decreases ([Figure 6-8](#)).

8.4 Device Functional Modes

The TPS25200 V_{IN} can withstand up to 20 V. Within 0 V to 20 V range, it can be divided to four modes as shown in Figure 8-1.




Figure 8-1. Output vs Input Voltage

8.4.1 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on and off cycling due to input voltage droop during turnon.

8.4.2 Overcurrent Protection (OCP)

When $2.35 \text{ V} < V_{IN} < 5.4 \text{ V}$, the TPS25200 is a traditional power switch, providing overcurrent protection.

8.4.3 Overvoltage Clamp (OVC)

When $5.4 \text{ V} < V_{IN} < 7.6 \text{ V}$, the overvoltage clamp (OVC) circuit clamps the output voltage to 5.4 V. Within this V_{IN} range, the overcurrent protection remains active.

8.4.4 Overvoltage Lockout (OVLO)

When V_{IN} exceeds 7.6 V, the overvoltage lockout (OVLO) circuit turns off the protected power switch.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS25200 is a 5-V eFuse with precision current limit and over-voltage clamp. When a slave device such as a mobile data-card device is hot plugged into a USB port as shown in [Figure 9-1](#), an input transient voltage could damage the slave device due to the cable inductance. Placing the TPS25200 at the input of mobile device as over-voltage and overcurrent protector can safeguard these slave devices. Input transients also occur when the current through the cable parasitic inductance changes abruptly. This can occur when the TPS25200 turns off the internal MOSFET in response to an overvoltage or overcurrent event. The TPS25200 can withstand the transient without a bypass bulk capacitor, or other external overvoltage protection components at input side. The TPS25200 also can be used at host side as a traditional power switch pin-to-pin compatible with the TPS2553.




Figure 9-1. Hot Plug Into 5V USB port with Parasitic Cable Resistance and Inductance

9.2 Typical Application




Figure 9-2. Overvoltage and Overcurrent Protector—Typical Application Schematic

Use the I_{OS} in the [Electrical Characteristics](#) table or I_{OS} in [Equation 1](#) to select the R_{ILIM} .

9.2.1 Design Requirements

For this design example, use the design parameters in [Table 9-1](#) as the input parameters.

Table 9-1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Normal input operation voltage	5 V
Output transient voltage	6.5 V
Minimum current limit	2.1 A
Maximum current limit	2.9 A

9.2.2 Detailed Design Procedure

9.2.2.1 Step by Step Design Procedure

To begin the design process a few parameters must be decided upon. The designer needs to know the following:

- Normal Input Operation Voltage
- Output transient voltage
- Minimum Current Limit
- Maximum Current Limit

9.2.2.2 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance must be optimized for the particular application. For all applications, a 0.1- μ F or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.

When V_{IN} ramp up exceed 7.6 V, V_{OUT} follows V_{IN} until the TPS25200 turns off the internal MOSFET after $t_{(OVLO_off_delay)}$. Since $t_{(OVLO_off_delay)}$ largely depends on the V_{IN} ramp rate, V_{OUT} sees some peak voltage. Increasing the output capacitance can lower the output peak voltage as shown in [Figure 9-3](#).




Figure 9-3. V_{OUT} Peak Voltage vs C_{OUT} (V_{IN} Step From 5 V to 15 V with 1-V/ μ s Ramp Up Rate)

9.2.2.3 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor. The TPS25200 uses an internal regulation loop to provide a regulated voltage on the ILIM terminal. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended 1% resistor range for R_{ILIM} is $33 \text{ k}\Omega \leq R_{ILIM} \leq 1100 \text{ k}\Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The current-limit threshold equations (IOS) in [Equation 1](#) approximate the resulting overcurrent threshold for a given external resistor value R_{ILIM} . See the [Electrical Characteristics](#) table for specific current limit settings. The traces routing the R_{ILIM} resistor to the TPS25200 must be as short as possible to reduce parasitic effects on the current-limit accuracy.



R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(min)}$ curve and choose a value of R_{ILIM} below this value. Programming the current limit above a minimum threshold is important to ensure start up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(max)}$ curve.

To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(max)}$ curve and choose a value of R_{ILIM} above this value. Programming the current limit below a maximum threshold is important to avoid current limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(min)}$ curve. See [Figure 9-4](#) and [Figure 9-5](#).

$$\begin{aligned}
 I_{OSmax}(\text{mA}) &= \frac{96754\text{V}}{R_{ILIM} \cdot 0.985\text{k}\Omega} + 30 \\
 I_{OSnom}(\text{mA}) &= \frac{98322\text{V}}{R_{ILIM} \cdot 1.003\text{k}\Omega} \\
 I_{OSmin}(\text{mA}) &= \frac{97399}{R_{ILIM} \cdot 1.015\text{k}\Omega} - 30
 \end{aligned} \tag{1}$$

Where $33\text{ k}\Omega \leq R_{ILIM} \leq 1100\text{ k}\Omega$.



9.2.2.4 Design Above a Minimum Current Limit

Some applications require that current limiting cannot occur below a certain threshold. For this example, assume that 2.1 A must be delivered to the load so that the minimum desired current-limit threshold is 2100 mA. Use the I_{OS} equations ([Equation 1](#)) and [Figure 9-4](#) to select R_{ILIM} as shown in [Equation 2](#).

$$\begin{aligned}
 I_{OSmin}(\text{mA}) &= 2100\text{ mA} \\
 I_{OSmin}(\text{mA}) &= \frac{97399\text{V}}{R_{ILIM} \cdot 1.015\text{k}\Omega} - 30 \\
 R_{ILIM}(\text{k}\Omega) &= \left(\frac{97399}{I_{OS(min)} + 30} \right)^{1.015} = \left(\frac{97399}{2100 + 30} \right)^{1.015} = 43.22\text{ k}\Omega
 \end{aligned} \tag{2}$$

Select the closest 1% resistor less than the calculated value: $R_{ILIM} = 42.2 \text{ k}\Omega$. This sets the minimum current-limit threshold at 2130 mA as shown in [Equation 3](#).

$$I_{OSmin}(\text{mA}) = \frac{97399\text{V}}{R_{ILIM}^{1.015}\text{k}\Omega} - 30 = \frac{97399}{(42.2 \times 1.01)^{1.015}} - 30 = 2130\text{mA} \quad (3)$$

Use the I_{OS} equations ([Equation 1](#)), [Figure 9-4](#), and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold as shown in [Equation 4](#).

$$I_{OSmax}(\text{mA}) = \frac{96754}{R_{ILIM}^{0.985}} + 30$$

$$I_{OSmax}(\text{mA}) = \frac{96754}{(42.2 \times 0.99)^{0.985}} + 30 = 2479 \text{ mA} \quad (4)$$

The resulting current-limit threshold minimum is 2130 mA and maximum is 2479 mA with $R_{ILIM} = 42.2\text{k}\Omega \pm 1\%$.

9.2.2.5 Design Below a Maximum Current Limit

Some applications require that current limiting must occur below a certain threshold. For this example, assume that 2.9 A must be delivered to the load so that the minimum desired current-limit threshold is 2900 mA. Use the I_{OS} equations ([Equation 1](#)) and [Figure 9-5](#) to select R_{ILIM} as shown in [Equation 5](#).

$$I_{OSmax}(\text{mA}) = 2900\text{mA}$$

$$I_{OSmax}(\text{mA}) = \frac{96754}{R_{ILIM}^{0.985}\text{k}\Omega} + 30$$

$$R_{ILIM}(\text{k}\Omega) = \left(\frac{96754}{I_{OS(max)} - 30} \right)^{\frac{1}{0.985}} = \left(\frac{96754}{2900 - 30} \right)^{\frac{1}{0.985}} = 35.57 \text{ k}\Omega \quad (5)$$

Select the closest 1% resistor greater than the calculated value: $R_{ILIM} = 36 \text{ k}\Omega$. This sets the maximum current-limit threshold at 2894 mA as shown in [Equation 6](#).

$$I_{OSmax}(\text{mA}) = \frac{96754\text{V}}{R_{ILIM}^{0.985}\text{k}\Omega} + 30 = \frac{96754}{(36 \times 0.99)^{0.985}} + 30 = 2894\text{mA} \quad (6)$$

Use the I_{OS} equations, [Figure 9-5](#), and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold as shown in [Equation 7](#).

$$I_{OSmin}(\text{mA}) = \frac{97399}{R_{ILIM}^{1.015}} - 30$$

$$I_{OSmin}(\text{mA}) = \frac{97399}{(36 \times 1.01)^{1.015}} - 30 = 2508\text{mA} \quad (7)$$

The resulting minimum current-limit threshold minimum is 2592 mA and maximum is 2894 mA with $R_{ILIM} = 36 \text{ k}\Omega \pm 1\%$.

9.2.2.6 Power Dissipation and Junction Temperature

The low on-resistance of the internal N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis. Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. When V_{IN} is lower than $V_{(OVC)}$, the TPS2500 is an traditional power switch. Using this value, the power dissipation can be calculated by using [Equation 8](#).

$$P_D = r_{DS(on)} \times I_{OUT}^2 \quad (8)$$

When V_{IN} exceed $V_{(OVC)}$, but lower than $V_{(OVL0)}$, the TPS25200 clamp output to fixed $V_{(OVC)}$, the power dissipation can be calculated by using [Equation 9](#).

$$P_D = (V_{IN} - V_{(OVC)}) \times I_{OUT} \quad (9)$$

where

- P_D = Total power dissipation (W)
- $r_{DS(on)}$ = Power switch on-resistance (Ω)
- $V_{(OVC)}$ = Overvoltage clamp voltage (V)
- I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature using [Equation 10](#).

$$T_J = P_D \times \theta_{JA} + T_A \quad (10)$$

where

- T_A = Ambient temperature ($^{\circ}\text{C}$)
- θ_{JA} = Thermal resistance ($^{\circ}\text{C}/\text{W}$)
- P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA} , and thermal resistance is highly dependent on the individual package and board layout.

9.2.3 Application Curves




Figure 9-6. V_{OUT} vs V_{IN} (0 V to 10 V)




Figure 9-7. V_{IN} Step 5 V to 8 V with 4.7 μF // 100 Ω




Figure 9-8. Pulse Overvoltage with 100 Ω




Figure 9-9. 5-V to 10-V OVLO Response Time




Figure 9-10. Turnon Delay and Rise Time 150 μF || 2.5 Ω




Figure 9-11. Turnoff Delay and Fall Time 150 μF || 2.5 Ω




Figure 9-12. Enable into Output Short




Figure 9-13. 2.5 Ω to Output Short Transient Response




Figure 9-14. Output Short to 2.5-Ω Load Recovery Response




Figure 9-15. No Load to Output Short Transient Response




Figure 9-16. Output Short to No Load Recovery Response




Figure 9-17. Hot-Short With 50 mΩ




Figure 9-18. 50-m Ω Hot-Short Response Time

10 Power Supply Recommendations

The TPS25200 is designed for $2.7\text{ V} < V_{IN} < 5\text{ V}$ (typical) voltage rails. While there is a V_{OUT} clamp, it is not intended to be used to regulate V_{OUT} at approximately 5.4 V with $6\text{ V} < V_{IN} < 7\text{ V}$. This is a protection feature only.

11 Layout

11.1 Layout Guidelines

- For all applications, a $0.1\text{-}\mu\text{F}$ or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise decoupling.
- For output capacitance, refer to [Figure 9-3](#), low ESR ceramic cap is recommended.
- The traces routing the R_{ILIM} resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.

11.2 Layout Example




Figure 11-1. TPS25200 Board Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

[TPS25200 EVM User's Guide](#)

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS25200DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKB	Samples
TPS25200DRV/T	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SKB	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS25200 :

- Automotive : [TPS25200-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25200DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS25200DRVT	WSON	DRV	6	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS25200DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25200DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS25200DRVT	WSON	DRV	6	250	205.0	200.0	33.0
TPS25200DRVT	WSON	DRV	6	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

DRV 6




WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated