











TXB0104-Q1

SCES727A - JUNE 2008-REVISED DECEMBER 2014

TXB0104-Q1 4-Bit Bidirectional Voltage-Level Translator with Automatic Direction Sensing and ±15-kV ESD Protection

Features

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results
 - Device Temperature Grade 1: –40°C to +125°C Ambient Operating Temperature Range
- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port $(V_{CCA} \le V_{CCB})$
- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, All Outputs are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A port
 - ±2500-V Human-Body Model (A114-B)
 - ±1000-V Charged-Device Model (C101)
 - B port
 - ±15000-V Human-Body Model (A114-B)
 - ±1000-V Charged-Device Model (C101)

2 Applications

- Automotive infotainment
- Advanced Driver Assistance System (ADAS)
- **Telematics**

3 Description

Voltage-level translators address the challenges posed by simultaneous use of different supply-voltage levels on the same circuit board. This 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. VCCA accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . VCCB accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB}.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

The TXB0104 is designed so that the OE input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (14)	5.00 mm x 4.40 mm
TXB0104-Q1	VQFN (14)	3.50 mm x 3.50 mm
	UQFN (12)	2.00 mm x 1.70 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Block Diagram for TXB010X






Table of Contents

1	Features 1		6.16 Operating Characteristics	!
2	Applications 1		6.17 Typical Characteristics	!
3	Description 1	7	Parameter Measurement Information	10
4	Revision History2	8	Detailed Description	1°
5	Pin Configuration and Functions3		8.1 Overview	1
6	Specifications4		8.2 Functional Block Diagram	1
	6.1 Absolute Maximum Ratings 4		8.3 Feature Description	1º
	6.2 ESD Ratings 4		8.4 Device Functional Modes	13
	6.3 Recommended Operating Conditions	9	Application and Implementation	14
	6.4 Thermal Information5		9.1 Application Information	14
	6.5 Electrical Characteristics5		9.2 Typical Application	14
	6.6 Timing Requirements: V _{CCA} = 1.2 V6	10	Power Supply Recommendations	16
	6.7 Timing Requirements: V _{CCA} = 1.5 V ± 0.1 V 6	11	Layout	10
	6.8 Timing Requirements: V _{CCA} = 1.8 V ± 0.15 V 6		11.1 Layout Guidelines	10
	6.9 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$		11.2 Layout Example	10
	6.10 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$	12	Device and Documentation Support	17
	6.11 Switching Characteristics: V _{CCA} = 1.2 V		12.1 Trademarks	1
	6.12 Switching Characteristics: V _{CCA} = 1.5 V ± 0.1 V 7		12.2 Electrostatic Discharge Caution	1 ^r
	6.13 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V} 7$		12.3 Glossary	1
	6.14 Switching Characteristics: V _{CCA} = 2.5 V ± 0.2 V 8	13	Mechanical, Packaging, and Orderable	
	6.15 Switching Characteristics: V _{CCA} = 3.3 V ± 0.3 V 8		Information	1

4 Revision History


Changes from Original (June 2008) to Revision A

Page

 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section



5 Pin Configuration and Functions



NC - No internal connection

For RGY, if the exposed center pad is used, it must be connected only to as a secondary ground or left electrically open.

Pin Functions

Р	IN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	VCCA	I	A-port supply voltage 1.2 V \leq V _{CCA} \leq 3.6 V and V _{CCA} \leq V _{CCB} .
2	A1	I/O	Input/output 1. Referenced to V _{CCA} .
3	A2	I/O	Input/output 2. Referenced to V _{CCA} .
4	A3	I/O	Input/output 3. Referenced to V _{CCA} .
5	A4	I/O	Input/output 4. Referenced to V _{CCA} .
6	NC	_	No connection. Not internally connected.
7	GND	_	Ground
8	OE	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
9	NC	_	No connection. Not internally connected.
10	B4	I/O	Input/output 4. Referenced to V _{CCB} .
11	В3	I/O	Input/output 3. Referenced to V _{CCB} .
12	B2	I/O	Input/output 2. Referenced to V _{CCB} .
13	B1	I/O	Input/output 1. Referenced to V _{CCB} .
14	VCCB	I	B-port supply voltage 1.65 V ≤ V _{CCB} ≤ 5.5 V.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Complexed		-0.5	4.6	
V_{CCB}	Supply voltage		-0.5	6.5	V
\/	Innut voltage	A port	-0.5	4.6	V
VI	Input voltage	B port	-0.5	6.5	V
.,	Voltage applied to any output in the high-impedance or	A port	-0.5	4.6	
Vo	power-off state	B port	-0.5	6.5	V
.,	Value of a second of the bight of boundaries (2)	A port	-0.5	V _{CCA} + 0.5	
Vo	Voltage applied to any output in the high or low state (2)	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current		±50	mA	
	Continuous current through V _{CCA} , V _{CCB} , or GND		±100	mA	
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per JEDEC	A Port	±2500	
	Electrostatic discharge		B Port	±15000	V
V _(ESD)			A Port	±1000	V
		Charged-device model (CDM), per JEDEC	B Port	±1000	

6.3 Recommended Operating Conditions (1)(2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Complexedtana				1.2	3.6	V
V_{CCB}	Supply voltage				1.65	5.5	V
\/	High level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V _{CCI}	V
V _{IH}	High-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	V _{CCA} × 0.65	5.5	V
\/	Low lovel input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	W
V _{IL}	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	V _{CCA} × 0.35	V
	Voltage range applied to any	A-port			0	3.6	
Vo	output in the high-impedance or power-off state	B-port	1.2 V to 3.6 V	1.65 V to 5.5 V	0	5.5	V
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
Δt/Δν	Input transition rise or fall rate	D nort innute	4.2.V to 2.6.V	1.65 V to 3.6 V		40	ns/V
	rise of fail fale	B-port inputs	1.2 V to 3.6 V 4.5 V to 5.5 V		4.5 V to 5.5 V		
T _A	Operating free-air temperature	e			-40	125	°C

⁽¹⁾ The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.

Submit Documentation Feedback

⁽²⁾ The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

²⁾ V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.

⁽³⁾ V_{CCI} is the supply voltage associated with the input port.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	PW	RGY	RUT	UNIT
		14 PINS	14 PINS	12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	121	52.8	119.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	50	67.7	42.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	28.9	52.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.4	2.6	0.7	*C/VV
Ψ_{JB}	Junction-to-board characterization parameter	62.2	29.0	52.3	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	9.3	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (1)(2)

В.	DAMETER	TEST COMPITIONS	V	V		$T_A = 25^\circ$	C	−40°C	to 125°	С	LINUT
PA	RAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
.,			1.2 V			1.1					.,
V _{OHA}		$I_{OH} = -20 \mu A$	1.4 V to 3.6 V					V _{CCA} - 0.4			V
,		1 00 1	1.2 V			0.9					
V_{OLA}		I _{OL} = 20 μA	1.4 V to 3.6 V							0.4	V
V _{ОНВ}		I _{OH} = -20 μA		1.65 V to 5.5 V				V _{CCB} - 0.4			V
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V						0.4	V
ı	OE	V _I = V _{CCI} or GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1			±5	μΑ
i	A port	V_I or $V_O = 0$ to 3.6 V	0 V	0 V to 5.5 V			±1			±10	
off	B port	V_I or $V_O = 0$ to 5.5 V	0 V to 3.6 V	0 V			±1			±10	μΑ
loz	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1			±10	μΑ
			1.2 V	1.65 V to 5.5 V		0.06					
		$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V						20	
CCA		$I_{O} = 0$	3.6 V	0 V						15	μA
			0 V	5.5 V						-15	
			1.2 V	1.65 V to 5.5 V		3.4					
		$V_I = V_{CCI}$ or GND, $I_O = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V						20	μA
ССВ			3.6 V	0 V						-15	
			0 V	5.5 V						15	
	. 1	$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.5					μA
CCA -	F I _{CCB}	I _O = 0	1.4 V to 3.6 V	1.65 V to 5.5 V						40	μΑ
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		0.05					
CCZA		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V						15	μA
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.3					
l _{ССZВ}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V						15	μA
`	05	PW, RGY package	1.2 V to 3.6 V	1.65 V to 5.5 V		3					pF
C _i	OE	RUT package	1.2 V to 3.6 V	1.65 V to 5.5 V		4					pF
	A nort	PW, RGY package				5					pF
_	A port	RUT package	401/4-201/	4.05.1/+- 5.5.1/		6					рF
Cio	Durant	PW, RGY package	1.2 V to 3.6 V	6 V 1.65 V to 5.5 V		11					рF
	B port	RUT package				13					pF
	1	-		1							

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCI} \ \hbox{is the supply voltage associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the supply voltage associated with the output port.} \end{array}$



6.6 Timing Requirements: V_{CCA} = 1.2 V

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate	For PW, RGY, RUT package	20	20	20	20	Mbps
t _w	Pulse duration	Data inputs	50	50	50	50	ns

6.7 Timing Requirements: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data sata	For PW, RGY package		40		40		40		40	Mbps
	Data rate	For RUT package		37		37		40		40	Mbps
t _w	Pulse duration	Data inputs, For PW, RGY package	25		25		25		25		ns
		Data inputs, For RUT package	27		27		25		25		ns

6.8 Timing Requirements: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 1.8 V ± 0.15 V (unless otherwise noted)

			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data vata	For PW, RGY package		55		55		55		55	Mbps
	Data rate	For RUT package		37		37		55		55	Mbps
t _w		Data inputs, For PW, RGY package	18		18		18		18		ns
		Data inputs, For RUT package	27		27		18		18		ns

6.9 Timing Requirements: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (unless otherwise noted)

		amig nee an temperature range, reca					,		
			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate	For PW, RGY package		75		80		100	Mbps
	Dala Tale	For RUT package		65		80		85	Mbps
	Pulse duration	Data inputs, For PW, RGY package	13		12		10		ns
ı _w		Data inputs, For RUT package	15		12		11		ns

6.10 Timing Requirements: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (unless otherwise noted)

			V _{CCB} = 3 ± 0.3		V _{CCB} = 9 ± 0.5	5 V /	UNIT
			MIN	MAX	MIN	MAX	
	Data rata	For PW, RGY package		100		100	Mbps
	Data rate	For RUT package		90		90	Mbps
	Dulas duration	Data inputs, For PW, RGY package	10		10		ns
ı _w	Pulse duration	Data inputs, For RUT package	11		11		ns

Product Folder Links: TXB0104-Q1



6.11 Switching Characteristics: $V_{CCA} = 1.2 \text{ V}$

 $T_A = 25$ °C, $V_{CCA} = 1.2 \text{ V}$

DADAMETED	FROM	то	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	LIMIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	UNIT
	Α	В	6.9	5.7	5.3	5.5	20
t _{pd}	В	Α	7.4	6.4	6	5.8	ns
	OE	Α	1	1	1	1	
t _{en}	OE	В	1	1	1	1	μs
	OE	Α	320	320	320	330	
t _{dis}	OE	В	150	110	150	110	ns
t _{rA} , t _{fA}	A-port rise a	nd fall times	4.2	4.2	4.2	4.2	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times	2.1	1.5	1.2	1.1	ns

6.12 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1.8 V V _{CCB} = 2.5 V V ± 0.15 V			V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT	
	(INPUT)	(OUIPUI)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
•	Α	В		15.9		13.1		13		12.9	20
t _{pd}	В	Α		17.2		15		14.7		16.7	ns
•	OE	Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs
	0.5	Α		340		280		280		300	
t _{dis}	OE	В		220		220		220		220	ns
t_{rA}, t_{fA}	A-port rise a	nd fall times		7.1		7.1		7.1		7.1	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times		6.5		5.2		4.8		4.7	ns

6.13 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 1 ± 0.15		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
4	Α	В		14		10.7		9.8		9.5	20
t _{pd}	В	Α		15		11.4		10.6		10.1	ns
	O.F.	Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs
	OE	Α		280		250		250		250	20
t _{dis}	OE	В		220		220		220		220	ns
t_{rA}, t_{fA}	A-port rise a	nd fall times		6.2		6.1		6.1		6.1	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times		5.8		5.2		4.8		4.7	ns

Product Folder Links: TXB0104-Q1



6.14 Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range, V_{CCA} = 2.5 V ± 0.2 V (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 2.5 V ± 0.2 V	V _{CCB} = 3.3 V ± 0.3 V	V _{CCB} = 5 V ± 0.5 V	UNIT
	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	MIN MAX	
	A	В	9.3	8.2	7.7	20
t _{pd}	В	Α	9.6	8.1	7.4	ns
	OF.	Α	1	1	1	
t _{en}	OE	В	1	1	1	μs
	OF.	Α	220	220	220	20
t _{dis}	OE	В	220	220	220	ns
t _{rA} , t _{fA}	A-port rise a	nd fall times	5	5	5	ns
t _{rB} , t _{fB}	B-port rise a	nd fall times	4.6	4.8	4.7	ns

6.15 Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = 3 ± 0.3		V _{CCB} = 1 ± 0.5	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
	А	В		7.7		7	
t _{pd}	В	A		7.9		6.8	ns
	0.5	A		1		1	
t _{en}	OE	В		1		1	μs
	05	A		280		280	
t _{dis}	OE	В		220		220	ns
t _{rA} , t _{fA}	A-port rise a	and fall times		4.5		4.5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times		4.1		4.7	ns




6.16 Operating Characteristics⁽¹⁾

 $T_{\Delta} = 25^{\circ}C$

1 _A – 2						V _{CCA}					
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V		
			V _{CCB}								
PARAMETER		TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V	UNIT	
			TYP	TYP	TYP	TYP	TYP	TYP	TYP		
C	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	7.8	10	9	8	8	8	9		
C _{pdA}	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$ $OE = V_{CCA}$	$t_r = t_f = 1 \text{ ns},$	12	11	11	11	11	11	11	pF
C	A-port input, B-port output		38.1	28	28	28	29	29	29	рг	
C _{pdB}	B-port input, A-port output	(outputs enabled)	25.4	19	18	18	19	21	22		
_	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01		
C_{pdA}	B-port input, A-port output	$t_r = t_f = 10 \text{ MHz},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	~F	
_	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF	
C _{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.04		


⁽¹⁾ Cpd parameter is the capacitance used to determine the no-load dynamic power dissipation per logic function for CMOS devices as per the formula: $P_D = C_{pd} (V_{CC})^2 + I_{CC}V_{CC}$. For more details about the use of C_{pd} to calculate power dissipation, refer to SCAA035.

6.17 Typical Characteristics





7 Parameter Measurement Information



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuits and Voltage Waveforms




8 Detailed Description

8.1 Overview

The TXB0104 device is a 4-bit, bi-directional voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to Tl's TXS010X products.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TXB0104 architecture (see *Functional Block Diagram*) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a DC state, the output drivers of the TXB0104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

Copyright © 2008–2014, Texas Instruments Incorporated



Feature Description (continued)

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at V_{CCO} = 1.2 V to 1.8 V, 50 Ω at V_{CCO} = 1.8 V to 3.3 V, and 40 Ω at V_{CCO} = 3.3 V to 5 V.





Figure 5. Architecture of TXB0104 I/O Cell

8.3.2 Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0104 are shown in Figure 6. For proper operation, the device driving the data I/Os of the TXB0104 must have drive strength of at least ± 2 mA.



- A. V_T is the input threshold voltage of the TXB0104 (typically $V_{CCI}/2$).
- B. V_D is the supply voltage of the external driver.

Figure 6. Typical I_{IN} vs V_{IN} Curve



Feature Description (continued)

8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one shot (O.S.) triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic $I_{\rm CC}$, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0104 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.4 Enable and Disable

The TXB0104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

8.3.5 Pullup or Pulldown Resistors on I/O Lines

The TXB0104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 have low DC drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0104.

For the same reason, the TXB0104 should not be used in applications such as I^2C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

8.4 Device Functional Modes

The TXB0104 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high impedance state. Setting the OE input to high will enable the device.

Product Folder Links: TXB0104-Q1



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TXB0104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. If for open-drain signal translation, please refer to TI TXS010X products. Any external pulldown or pullup resistors are recommended larger than $50~\mathrm{k}\Omega$.

9.2 Typical Application




Figure 7. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the V_{CCA} ≤V_{CCB}.

Table 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TXB0104 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TXB0104 device is driving to determine the output voltage range.
 - It is not recommended to have the external pullup or pulldown resistors. If mandatory, it is recommended the value should be larger than 50 $k\Omega$.
- An external pulldown or pullup resistor decreases the output V_{OH} and V_{OL} . Use the below equations to draft estimate the V_{OH} and V_{OL} as a result of an external pulldown and pullup resistor.

Submit Documentation Feedback

(2)



$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$$

$$V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$$
(1)

where

- V_{CCx} is the output port supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor
- R_{PU} is the value of the external pull up resistor
- 4.5 k Ω is the counting the variation of the serial resistor 4 k Ω in the I/O line

9.2.3 Application Curve




Figure 8. Example of Level Translation of a 2.5-MHz 1.8 V Signal (Green) to a 3.3 V Signal (Pink)

Copyright © 2008–2014, Texas Instruments Incorporated



10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0104 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0$ V). The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies. And should be placed as close as possible to the VCCA, VCCB pin, and GND pin
- Short trace-lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than
 the one-shot duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the
 source driver.

11.2 Layout Example




Figure 9. Layout Example Schematic



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TXB0104-Q1



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXB0104QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YE04Q1	Samples
TXB0104QRGYRQ1	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	YE04Q1	Samples
TXB0104QRUTRQ1	ACTIVE	UQFN	RUT	12	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SIG	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0104-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0104QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXB0104QRGYRQ1	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXB0104QRUTRQ1	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0104QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0
TXB0104QRGYRQ1	VQFN	RGY	14	3000	356.0	356.0	35.0
TXB0104QRUTRQ1	UQFN	RUT	12	3000	202.0	201.0	28.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. QFN (Quad Flatpack No-Lead) package configuration.



RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD



- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exersize extreme caution.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated